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Silicon integrated circuits (ICs) have ushered in an unprecedented  revolution 
in many areas of today’s society, including communications, medicine, mili-
tary, security, and entertainment. This dramatic impact of ICs on society is 
due to the continuous miniaturization of metal-oxide-semiconductor (MOS) 
field-effect-transistor (FET) devices toward their ultimate dimensions of 
approximately 5  nm, thereby providing low-cost, high-density, fast, and 
 low-power ICs. Our ability to fabricate billions of individual components on 
a silicon chip of a few centimeters squared has enabled the information age. 
However, with increase in the device densities in ICs, the complexities of 
IC design have increased significantly. Designing such complex IC chips is 
virtually impossible without computer-aided design (CAD) tools that help 
predict circuit behavior prior to manufacturing. However, the accuracy of 
CAD for ICs depends on the accuracy of the models, referred to as “compact 
models,” of the active and passive elements used in the circuit. These com-
pact models for circuit CAD have been the basic requirement for the analysis 
and design of ICs and are playing an ever-increasing role as the mainstream 
MOSFETs approach their fundamental scaling limit. Therefore, for efficient 
IC design using nanoscale devices, a detailed understanding of compact 
models for circuit CAD is crucial.
A large number of research articles as well as books are available on mod-
eling nanoscale devices. Most of the published works on compact models for 
IC design CAD are extended user manuals of any industry standard compact 
MOS model and some are a collection of articles from contributed authors. 
Thus, the available books do not provide adequate background knowledge 
of compact models for beginners in industry as well as classroom teachers. 
In addition, the available titles on compact models do not deal with the major 
issue of process variability, which severely impacts device and circuit per-
formance in advanced technologies and requires statistical compact models. 
Again, though the CMOS technology continues to be the pervasive technol-
ogy of ICs, bipolar-junction transistors (BJTs) are an important element of IC 
chips. However, most of the compact modeling books do not discuss BJTs or 
BJT modeling for circuit CAD. Thus, a new treatise on compact modeling is 
crucial to address current modeling issues and understand new models for 
emerging devices.
With over 25 years in the field of semiconductor processes, device, and 
circuit CAD in industry and over 10 years in the teaching of compact model-
ing courses in academia, I felt the need for a comprehensive book that pres-
ents MOSFET, BJT, and statistical models and methodologies for IC design 
CAD. This book fulfills that need. Starting from basic semiconductor physics, 
this book presents advanced industry standard models for BJTs, MOSFETs, 
xvi Preface
FinFETs, and TFETs along with statistical MOS models. Thus, this book is 
useful to beginners as well as experts in the field of microelectronics devices 
and design engineering.
This book is intended for the senior undergraduate and graduate courses 
in electrical and electronics engineering programs and researchers and prac-
titioners working in the area of electron devices. However, the presentation 
of the materials is such that even an undergraduate student not familiar with 
semiconductor physics can understand the basic concepts of compact model-
ing. A limited number of exercise problems are included at the end of each 
chapter, a feature that would help use of this book as a text for teaching at the 
senior undergraduate and graduate level courses in academia.
Chapter  1 provides an overview of compact transistor and interconnec-
tion models, a brief history of compact MOSFET models, and the motiva-
tion for compact models for very-large-scale-integrated (VLSI) circuit CAD. 
Chapter 2 reviews of basic semiconductor physics and pn-junction operations.
Chapter  3 presents MOS capacitor systems and the basic theory of two 
terminal devices. This chapter provides the background for developing four 
terminal MOSFET compact models for VLSI circuit CAD.
Chapter 4 describes the basic theory of long channel MOSFETs, including 
the Pao-Sah model, the charge-sheet model, and earlier generations of com-
pact models. Chapter 5 provides detailed mathematical steps to derive the 
industry standard Berkeley Short Channel Insulated-Gate MOSFET version 4 
(BSIM4) compact model. Chapter 5 also presents the parasitic models associ-
ated with MOSFET devices, including source/drain diode compact models. 
Chapter  6 presents the dynamic behavior and compact MOSFET intrinsic 
capacitance model. Chapter 7 describes the compact MOSFET modeling tech-
niques for noise and radio-frequency circuit CAD.
Chapter  8 is dedicated to compact models for process variability analy-
sis. This chapter describes the sources of variability, circuit model for pro-
cess variability, and formulation of statistical models for variability-aware 
VLSI circuit design. This chapter also presents the techniques for mitigating 
the risk of process variability in advanced nanoscale VLSI circuits by novel 
device and process architectures.
Chapter  9 describes the basic theory and compact model for multi-gate 
transistors FinFETs and UTB-SOI MOSFETs, along with model parameter 
extraction procedures. Chapter 10 introduces compact models beyond CMOS 
devices including TFET.
Chapter 11 presents BJT compact models. Similar to Chapters 4 and 5, in 
Chapter 11, the industry standard BJT models have been derived from basic 
semiconductor theory and first generation models for easy understanding by 
beginners while retaining the rigor for the experts in the field.
Chapter  12 includes examples of compact model libraries for industry 
standard circuit simulation tools, calling the model in the circuit simulation 
xviiPreface
net list (input file), and circuit simulation techniques to use the generated 
models.
An extensive set of references is provided at the end of this book to help 
the readers identify the evolution and development of compact models for 
VLSI circuit design and analysis.
Samar K. Saha
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Introduction to Compact Models
1.1 Compact Models for Circuit Simulation
Compact models of a circuit element are simple mathematical descriptions 
of the behavior of that circuit element, which are used for computer-aided 
design (CAD) and analysis of integrated circuits (ICs). Compact models 
describe the device characteristics of a manufacturing technology by a set 
of physics-based analytical expressions with technology-dependent device 
model parameters that are solved by a circuit simulator for circuit analysis 
during IC design. Compact modeling refers to the art of generating compact 
models of an IC process technology by extracting elemental model param-
eters for accurate prediction of the behavior of the circuit elements of that 
technology in circuit simulation. In reality, the complete compact models 
include the modeling of each circuit element along with its parasitic com-
ponents that run robustly for realistic assessment of the representative IC 
technology in circuit CAD [1,2].
Compact models of the circuit elements of an IC manufacturing technol-
ogy have been the major part of electronic design automation (EDA) tools for 
circuit CAD since the invention of ICs in the year 1958 [3] and are playing an 
increasingly important role in the nanometer-scale system-on-chip design 
era. Today, compact models are the most important part of the process 
design kit [4,5], which is the interface between circuit designers and device 
technology. As the mainstream complementary metal-oxide-semiconductor 
(CMOS) technology is scaled down to the nanometer regime, a truly physical 
and predictive compact model for circuit CAD that covers geometry, bias, 
temperature, DC, AC, radio frequency (RF), and noise characteristics has 
become a major challenge for model developers and circuit designers  [1]. 
A good compact model has to accurately capture all real-device effects and 
simultaneously produce them in a form suitable for maintaining high com-
putational efficiency.
In the microelectronics industry, compact modeling includes (1) compact 
device models of the active devices such as bipolar junction transistors (BJTs) 
and metal-oxide-semiconductor field-effect transistors (MOSFETs) along 
2 Compact Models for Integrated Circuit Design
with the parasitic elements of the active devices; and (2) compact interconnect 
models of the resistors, capacitors, and inductors of the metallization layers 
connecting the active devices in the ICs.
1.1.1 Compact Device Models
Compact device models describe the terminal behavior of a device in terms 
of the current-voltage (I–V), capacitance-voltage (C–V), and the carrier trans-
port processes within the device. Figure  1.1  shows the basic features of a 
typical compact device model of a representative IC technology. As shown 
in Figure 1.1, a compact model is made of a core model along with the various 
models to account for the effects of the geometry and physical phenomena 
in the device. For a metal-oxide-semiconductor (MOS) transistor, the core 
model describes I–V and C–V behavior of an ideal large MOSFET device [4] 
of a target technology. The core model represents about 20% of the model 
code in terms of both execution time and the number of lines in the code. The 
rest of the model code comprises multiple models that describe the numer-

























































A typical composition of compact models of an IC technology: the core model includes the 
basic I–V and C–V behavior of a large geometry device in the inner circle; the core model 
is accompanied by the models for physical phenomena within the device and geometry and 
structural effects as shown in the middle circle; the final compact model with the geometrical 
and physical effects includes the external phenomena such as ambient temperature, layout 
effects, process variability, and NQS effects as shown in the outer circle of the model. 
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model. For MOSFET devices, device phenomena accompanying the core 
model include short-channel effects (SCEs), output conductance, quantum 
mechanical effects (QMEs), nonuniform doping effects, gate leakage current, 
band-to-band tunneling, noise, non-quasistatic (NQS) effect, intrinsic input 
resistance, and strain effect [4,6].
The compact model for circuit CAD is the bridge between the circuit design 
and processing groups and is a module of the extended technology CAD 
(TCAD) environment [7]. In the extended TCAD environment, the compact 
model plays an important role in developing next generation IC fabrication 
technology and assesses the manufacturability of IC fabrication processes by 
reverse modeling [7,8].
1.1.2 Compact Interconnect Models
Today’s very-large-scale-integrated (VLSI) circuits consist of MOSFET devices 
and their interconnections, referred to as interconnects. In a typical VLSI chip, 
the active area is about 10% whereas the physical area is occupied by inter-
connect and isolation regions 6–10 times the active device area [9]. For this 
reason, the role of the interconnect is becoming increasingly important as the 
feature size is scaled down to decananometer regimes and the device density 
is increased on the chip. As VLSI technology shrinks below 22-nm geom-
etries with Cu/low-k interconnections, parasitics due to interconnections are 
becoming a limiting factor in determining circuit performance. Therefore, 
accurate modeling of interconnect parasitic resistance (R), capacitance (C), 
and inductance (L) is essential in determining various on-chip interconnect-
related issues, such as delay, cross talk, energy losses in R due to the current 
(I) flow or IR drop, and power dissipation. Accurate compact interconnect 
models are crucial for the design and optimization of advanced VLSI circuits 
for 22-nm CMOS technology and beyond. In addition, with the emergence 
of technologies such as carbon nanotubes and graphene nanoribbons, 
compact interconnection models that are suitable for these technologies 
are crucial for advanced circuit design. Currently available interconnect 
models, which are based on field solvers, are inadequate for accurate and 
meaningful analyses of today’s chips, which house millions of devices. 
Interconnect models can accurately simulate on-chip global interconnec-
tions and speed-power optimization for advanced interconnect technol-
ogies. Modeling of these interconnect properties is thus important and 
must be included by the designer when checking circuit performance in 
circuit CAD. Though interconnect models are an essential part of opti-
mizing VLSI circuit performance, interconnect modeling is outside the 
scope of this book; interested readers may refer Saha et al. [10] for recent 
development of interconnect models. In this treatise, compact modeling of 
field-effect transistors (FETs) and their parasitic components that are used 
in the mainstream VLSI circuit design are described.
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1.2 Brief History of Compact Device Modeling
Since the 1960s, compact models for circuit CAD have continuously 
evolved [6]. After the invention of the bipolar transistor in 1947 [11,12], com-
plete circuits including both active and passive devices were realized on 
monolithic silicon substrates by late 1950s. Computer simulation evolved 
as a practical way to predict circuit performance including nonlinearities 
because digital computers were capable of complex circuit analysis based on 
a  network or matrix formulation. The 1950s and 1960s were dominated by BJT 
 technology; the Ebers–Moll (EM) model has been the major large-signal com-
pact model for bipolar transistors since its formulation in 1954 [13]. It is based 
directly on device physics and covers all operating regimes, that is, active, 
saturation, and cut-off operations of BJTs. However, various approximations 
limit the accuracy of the model. To overcome the limitation of the EM model, 
Gummel and Poon reported a BJT model based on integrated charge control 
relations, in 1970 [14]. The Gummel–Poon (GP) model offers a very clear and 
standardized description of existing physical effects in BJTs. Due to its simple 
yet physical model formulation, GP model remains the most popular BJT 
model till date. By the early 1970s, the circuit simulator had become a use-
ful tool, essentially replacing the breadboarding of prototypes. The circuit 
CAD tool, Simulation Program with Integrated Circuit Emphasis (SPICE) from 
the University of California, Berkeley, became a widely used tool among the 
circuit design community [15]. Thus, with the introduction of SPICE, the com-
pact model has become essential for circuit CAD. Meanwhile, the IC indus-
try had reached an important juncture in its development. While the 1950s 
and 1960s were dominated by BJT technology, the 1970s saw MOS technology 
begin to overtake BJT technology in terms of functional complexity and level 
of integration. Thus, from simple basic compact MOSFET models, sophisti-
cated models for FETs started to emerge. Today’s sophisticated compact models 
for MOSFETs [4,16–20] evolved from models first developed 30 to 50 years 
ago [13,14,21–24]. A large number of developers have contributed to the evo-
lution of compact modeling. In this section, we present only a brief history of 
the major development in the compact MOSFET modeling activities.
1.2.1 Early History of Compact MOSFET Modeling
In the early 1960s, MOSFET devices were introduced in fabricating ICs [25]. 
In order to understand the behavior of these emerging MOSFET devices, 
research effort on the development of semi-analytical models using simple 
device structures and simplified device physics started in the 1960s [21,26]. 
In 1964, Ihantola and Moll reported the design theory of MOSFET devices 
and developed the drain current (Ids) equation to account for the varying 
bulk charge effect in the devices [21]. In the same year, Sah reported a sim-
ple theory of the MOSFET devices using valid approximations and simple 
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assumptions and derived Ids equations for circuit analysis [26]. In these models, 
the device is considered to be turned on above a certain applied input volt-
age, referred to as the threshold voltage (Vth), and turned off at the input bias 
below Vth. This approach is known as threshold voltage–based or, Vth-based com-
pact modeling.
With the great potential of MOSFET devices in ICs during 1960s, a detailed 
understanding of MOSFET device physics became critical. In 1966, Pao and 
Sah [22] reported an Ids equation to describe MOSFET device characteristics 
under varying biasing conditions in terms of a physical parameter called the 
surface potential (fs), where fs describes the mode of operation of MOSFET 
devices under the applied biasing conditions. It is to be noted that Vth is 
defined at a particular value of fs above which the device starts conducting 
whereas fs defines the entire range of operation of MOSFETs from off-state to 
on-state, depending on the applied biasing conditions. The value of fs is cal-
culated, iteratively, from an implicit expression derived from Poisson’s equa-
tion and Gauss’s law. This Ids model is a double integral equation, commonly 
known as the Pao-Sah model, that can only be solved numerically. Inherently, 
it takes into account both the drift and diffusion components of Ids, and is 
valid in all regions of device operation: from the subthreshold (below Vth) 
to strong inversion region (above Vth). This method is now known as sur-
face potential–based or, fs-based compact modeling. Sah’s fs-based  modeling 
requires iterations and integration and is computationally demanding for 
circuit CAD. Thus, the Pao-Sah model is inefficient for circuit CAD due to 
its complexities involving integration and iterations to get Ids at each value 
of applied voltage. Thus, the search for simplified models for circuit CAD 
began in the late 1960s.
In the late 1970s, SPICE emerged as an essential circuit CAD tool to perform 
accurate and efficient design and analysis of ICs under the EDA environ-
ment [27]. In order to use SPICE, accurate and efficient compact models are 
required to describe the behavior of the devices used in the circuits. Thus, 
the explicit development of MOSFET compact models for circuit CAD started 
with the widespread usage of SPICE and continues today as the mainstream 
MOSFET devices rapidly approach their fundamental scaling limit near the 
10-nm regime [1,28–33].
The first approach used in developing Ids model is to circumvent the itera-
tive computation of fs from the implicit relation [22] using Vth as the bound-
ary between the off-state or weakly conducting state, referred to as the weak 
inversion region, and on-state, called the strong inversion region, of MOSFET 
devices, that is, use Vth-based compact modeling. This approach results in two 
current equations, one for the weak inversion and the other for strong inver-
sion [25,34]. In Vth-based modeling, a linear approximation is made between 
fs and the applied input voltage to eliminate fs and relate the input voltage 
to the output current Ids. This approach results in a simple I–V equation in 
the parabolic form and was first used for circuit simulation in 1968 [34]. This 
is the first known compact MOSFET model for circuit CAD and is referred 
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to as the Schichmann and Hodges model. This model is implemented in SPICE 
as the MOS Level 1 model and is developed based on a number of simplify-
ing assumptions and device physics appropriate for uniformly doped long-
channel MOSFET devices. In addition, in MOS Level 1 model, the value of Ids 
is zero below Vth, increases linearly above Vth, and remains constant above a 
drain saturation voltage (Vdsat). The MOS Level 1 model, though inaccurate, is 
widely used for hand calculation of I–V data and preliminary circuit simula-
tion because of its simplicity and ease of use.
In order to account for the shortcomings of MOS Level 1 model such as 
small geometry effects, Ihantola and Moll [21] modified the device equation 
to use in SPICE as the MOS Level 2 model. The basic approach is to begin 
with the Level 1 model, and add equations and parameters to include the 
small geometry effects as corrections to the basic model. Unlike the Level 
1 model, it is assumed that the depletion charge varies along the length of 
the channel; this results in a complex but more accurate expression for Ids in 
SPICE Level 2 MOS model [35]. However, it is still not accurate for devices 
with submicron geometries.
In 1974, MOSFET scaling rule was established [36], and the MOSFET device 
and technology continued to evolve. As a result, the MOS device physics 
became complex, circuit density increased, and the device models were con-
tinually updated to account for emerging physics in scaled MOSFETs. The 
result is the evolution of MOS compact models. In 1978, Brews [23] reported 
a simplified model based on charge sheet approximation of the inversion 
charge density (Qi) along with depletion approximation. With justified 
assumptions of Qi, the total Ids is shown to be the sum of the drift (Ids1) and 
diffusion components (Ids2). The values of fs at the source end (fs0) and drain 
end (fsL) of the devices required to calculate Ids are obtained numerically by 
solving the implicit equation for fs along the channel at each applied biasing 
condition. In weak inversion, where fs0 is almost equal to fsL, even a small 
error in the values of fs0 and fsL can lead to a large error in the current Ids2, 
which depends on the value of (fsL–fs0) [23]. Therefore, an accurate solution 
is required for the surface potential, particularly for weak inversion cur-
rent calculations. There are several iterative schemes developed to solve the 
implicit equation for fs [37]. However, the available iterative schemes to solve 
this equation were relatively slow and did not include all regions of device 
operation while noniterative approximations did not extend to the accumu-
lation region and were not sufficiently accurate, especially for computing the 
transcapacitances. Besides, the early fs-based models [23,37] consist of com-
plex and lengthy expressions for currents, charges, and noise [38]. Thus, due 
to the complexity of the fs expression along with the lack of efficient tech-
niques to compute fs, these models [23,37] were computationally challeng-
ing for circuit simulation in the early days of EDA environment. Therefore, 
search for different approaches continued to simplify the model for efficient 
solution of the model equations for circuit CAD in EDA environment.
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In 1981, Level 3  MOS model was introduced for circuit CAD using 
SPICE2 [39]. Level 3 MOS model introduced many empirical parameters 
to model SCEs. However, the accuracy and scalability of the model for 
simulation of a wide range of channel length and width using one set of 
model parameters are not entirely satisfactory to the circuit designers. 
The short channel and narrow width effects are not modeled accurately 
in the MOS  Level 1, 2, and 3  models and high field effects are not con-
sidered properly because of the limited understanding of the physics of 
small geometry devices at the time these models were developed. Thus, to 
keep parity with the continuous scaling down of MOSFETs, global effort 
continued for the development of accurate and efficient compact models 
for circuit CAD.
1.2.2 Recent History of Compact MOSFET Modeling
As the CMOS technology became the pervasive technology of ICs in 1970s, the 
complexities of MOSFET devices continued to increase. As a result, compact 
models based on simplified device physics became inadequate to analyze scaled 
geometry MOSFETs. The efforts for accurate and computationally  efficient 
 models continued using different approaches. The major modeling techniques 
used can be described as threshold voltage-based, surface potential–based, and charge-
based as described in Sections 1.2.2.1 through 1.2.2.3.
1.2.2.1 Threshold Voltage–Based Compact MOSFET Modeling
The major development of Vth-based compact MOS model is the development 
of Berkeley Short Channel IGFET Model, commonly known as BSIM, in the year 
1987  [24]. It incorporated some improved understanding of the SCEs and 
worked well for devices with channel length of 1 μm and above. However, it 
also introduced several empirical fitting parameters just to enhance the scal-
ability of the model. Even then, the model scalability was not totally satisfac-
tory. Also, circuit designers did not like the use of many fitting parameters, 
which do not have any physical meaning.
In order to address the shortcomings of the first generation of BSIM or 
BSIM1, BSIM2  was introduced in 1990  [40]. BSIM2  improved upon BSIM1 
in several aspects such as model continuity, output conductance, and sub-
threshold current  [40]. However, the model still could not use one set of 
parameters for wide range of device sizes. Users typically need to gener-
ate a few or many sets of model parameters, each covering a limited range 
of device geometries in order to obtain good accuracy over the full range 
of devices used in circuits. This makes the parameter extraction difficult. 
Also, it is difficult to use these parameters to perform statistical modeling 
or extrapolation of the model parameters from the present technology to a 
future one.
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In early 1990s, the proprietary compact model, HSPICE Level 28, was 
released from Meta-Software to address the shortcomings of BSIM1 [41,42]; 
where ‘H’ in HSPICE abbreviates the initial of the family name, “Hailey’ 
of the developers of the industrial SPICE circuit CAD and founders of the 
company Meta-Software. The widespread use of Meta-Software’s circuit 
CAD tool, HSPICE, served as the vehicle for the Level 28 model, helping 
Level 28 to become the most widely used MOSFET model in the semicon-
ductor industry. The HSPICE Level 28 model is based on BSIM, without 
many of BSIM’s intrinsic shortcomings; it also has accurate capabilities 
for modeling both the analog and digital circuits in contrast to BSIM that 
has been mainly developed for modeling digital circuits.
In 1994, BSIM3 [43] was developed to account for the shortcomings of BSIM2. 
The device theory has been developed over a number of years [43–46]. The 
model explicitly takes into account the effects of many device sizes and pro-
cess variables for good model scalability and predictability. The short channel 
and narrow width effects as well as high field effects are well modeled. The 
first released version of BSIM3, BSIM3v2 [43], offered better model accuracy 
and scalability than the previous BSIM models but it still suffers from dis-
continuity problems such as negative conductance and glitches in the gm/Ids 
versus Vg plot at the boundary between weak inversion and strong inversion; 
where gm is the device transconductance. In the meantime, the need for a good 
open MOSFET model had been widely recognized by the semiconductor 
companies. To eliminate all the kinks and glitches in BSIM3v2, BSIM3v3 with 
a single-equation approach along with the enhanced modeling of small size 
and other physical effects [44–47] was developed. The BSIM3v3.0 model has 
been extensively verified and selected as the first industry standard compact 
MOSFET model in 1996 by Compact Modeling Council (CMC) [48]. The con-
vergence performance of BSIM3v3.0 was enhanced in BSIM3v3.1 [45]. Version 
BSIM3v3.2 [47] introduced a new charge/capacitance model that accounts for 
the QM effect, and improves Vth model, substrate current model, NQS model, 
and others and was released in 1998 and 2005 [49–51].
During 1990s, Philips Laboratories started developing MOS Model 9 [52,53] 
and released the model in 1994 [54], making it widely available in mainstream 
circuit CAD tools. The basic features of MOS 9 include very clean and simple 
model equations, use of well-behaved hyperbolic expressions as smoothing 
functions for good behavior in circuit simulation, and less number of model 
parameters. The smoothing functions in MOS 9 serve continuous and smooth 
equations across the various transition points (such as Vdsat) of MOSFET opera-
tion and allow the realization of a single-model equation (e.g., Ids equation) 
valid in all regions of device operation. Finally, MOS 9 includes some of the 
features of HSPICE Level 28, thus accommodating proper model binning. 
Unlike BSIM3, MOS 9 retains the existing approach in describing the geom-
etry dependence of the model characteristics. While the basic method of the 
existing modeling know-how is used, the method is extensively modified to 
improve the circuit simulation results.
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In the meanwhile, BSIM has been continuously updated and extended to 
 accurately model the physical effects observed in sub-100 nm regime. In 2000, 
BSIM4, version BSIM4.1.0, was released [55]. BSIM4 offers several improve-
ments over BSIM3, including the traditional I–V modeling of intrinsic tran-
sistor, the transistor’s noise modeling, and the incorporation of extrinsic 
parasitics. Some of the salient features of BSIM4 are an accurate model of the 
intrinsic input resistance for RF, high-frequency analog and high-speed digital 
applications, flexible substrate resistance network for RF modeling, an accu-
rate channel thermal noise model along with a noise partition model for the 
induced gate noise, an NQS model consistent with the gate resistance-based 
RF model, an accurate gate direct tunneling model, a geometry- dependent 
parasitics model for various source-drain connections and multifinger devices, 
improved model for steep vertical retrograde doping profiles, better model for 
halo-implanted devices in Vth, bulk charge effect model, and output resistance, 
asymmetrical and bias-dependent source-drain resistance, QM charge-layer 
model for both I–V and C–V, gate-induced drain/source leakage (GIDL/GISL) 
current model, and improved unified 1/f noise model [55–57].
1.2.2.2 Surface Potential–Based Compact MOSFET Modeling
In the surface potential–based modeling approach [23,37], fs is solved at the 
two ends of the MOS channel. The terminal charges, currents, and derivatives 
are then calculated from fs. During 1980s, a considerable progress has been 
made to solve fs efficiently from the implicit fs equation. In 1985, Bagheri and 
Tsividis reported an efficient algorithm [58] to solve these implicit fs equations 
using Schroder series method [59,60], which is based on Taylor series expan-
sion of the inverse function, provided a good initial guess such as the zero-
order relationship [61] is used. It is reported that at most only two iterations are 
required to achieve an excellent estimation of fs0 or fsL in all operating regions.
In 1994, Arora et al. reported an efficient fs-based MOSFET model referred 
to as the “PCIM” for in-house circuit simulation of Digital Equipment 
Corporation’s (DEC) Alpha chip [62]. Based on the source-side-only surface 
potential proposed by Park [63], Rios et al. in 1995 reported a model that is 
shown to be practical and efficient and used it in DEC’s Alpha chip design 
from 1996, featuring automatic and physical transitions between partially 
and fully depleted modes of Silicon-on-Insulator (SOI) operations [64,65]. The 
source-side-only solution was used to offer a good compromise between the 
accuracy and simplicity, and the solution speed required for practical appli-
cations. This approach was shown to avoid solving for fs on the drain side, 
while providing a simple and self-consistent treatment of carrier velocity 
saturation. In addition, the appropriate treatment of the body charge linear-
ization and the effective drain bias was used to maintain source-drain sym-
metry. The solution method preserves source-drain symmetry and produces 
the correct drain current behavior near drain voltage, Vds = 0. It was reported 
that in the source-side-only approach, simple, explicit, and self-consistent Vdsat 
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solutions are possible by equating the saturation drain current to the model 
drain current equation, at Vds = Vdsat. The velocity–field relation requires spe-
cial treatment to be able to include the effect of longitudinal field-dependent 
mobility in the integration of the continuity equation. A good approximation 
was proposed by Arora et al. [62]. The small geometry effect and different 
physical effects including QM and polysilicon depletion effects are imple-
mented in the CAD-oriented analytical MOSFET model [61]. QMEs on the 
inversion charge density can be handled in a physical manner by a bandgap-
widening approach [65].
The development of fs-based Hiroshima University STARC IGFET Model, 
referred to as the HiSIM, has been started in the early 1990s based on the 
drift-diffusion concept and proved its feasibility for real applications [66–68]. 
Since 1993, the model has been successfully applied in the development of 
dynamic random-access memory (DRAM), subthreshold region ICs, and 
IC-card products at Siemens. In HiSIM, the surface potentials are obtained by 
solving the Poisson’s equation iteratively both at the source side and at the 
drain side with an accuracy of 10 pV, and simulation speed is comparable to 
industry standard Vth-based models [66]. The reported accuracy is absolutely 
necessary for maintaining sufficient accurate solutions for transcapacitance 
values and achieving stable circuit simulation  [69]. The salient features of 
HiSIM include accurate modeling of small geometry effects, polydepletion 
effects, and QM effects in MOSFETs. This is accomplished by modifying 
the generalized expression for fs to include a shift in Vth due to the above-
referred physical effects. The HiSIM modeling approach automatically pre-
serves scalability of model parameters, and thus, one model parameter set 
for all device dimensions is used. Since a complete fs-based model auto-
matically preserves the overall model consistency through fs, the number 
of model parameters can be drastically reduced in comparison to the con-
ventional Vth-based models  [68]. This parameter reduction comes without 
any loss in the reproduction accuracy of measurement data (e.g., I–V char-
acteristics). Moreover, it has been reported that the nonlinear phenomena 
such as harmonic distortions are accurately calculated automatically  [69]. 
All higher-order phenomena observed such as noise have been shown to 
be determined by the potential gradient along the channel [69], which again 
highlights the strength of the concept of fs-based modeling. Investigations 
of the high-frequency small-signal behavior with HiSIM concluded that the 
NQS effect is not as strong as previously believed [70,71]. Three members of 
the HiSIM family have been selected as the industry standards by CMC [48]. 
HiSIM-HV (1st standard version released in January 2009) is the high-voltage 
MOS device model standard, HiSIM2  (1st standard version released in 
April 2011) is the second-generation MOSFET model standard, and HiSIM-
SOI (1st standard version released in July 2012) is the surface-potential SOI-
MOSFET model standard.
At Philips Semiconductors, the development of MOS model 11 or MM11 
started in 1994, primarily aimed at simple and accurate digital, analog, and RF 
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modeling [72] of advanced ICs using analytical solution of surface  potential. 
The implicit fs equation is modified to include polysilicon depletion effect by 
including a potential across the depletion layer due to polysilicon depletion 
and an empirical parameter to account for SCEs. In order to obtain  efficient 
expressions for model outputs, several approximations were made, mainly 
based on the linearization of the inversion charge as a function of fs. In 
MM11, a linearization is performed around the average of source and drain 
potentials given by φ φ φs s sL= +( )1 2 0  [72]. This linearization technique was 
shown to yield simpler and accurate expressions for fs keeping model sym-
metry with respect to source-drain interchange. This linearization approach 
offers an easy implementation of well-known physical phenomena such as 
thermal noise [73], induced gate noise [73], and gate leakage [74] in fs-based 
models.
In MM11, an accurate description of mobility effects and conductance 
effects has been added with a special emphasis on distortion modeling. For 
an accurate description of distortion, MM11 model is shown to accurately 
describe the drain current and its higher-order derivatives (up to at least 
the 3rd order). Thus, MM11 models reported contain improved expressions 
for mobility reduction  [75], velocity saturation, and various conductance 
effects  [76]. The distortion modeling of MM11  has been rigorously tested 
on various MOSFET technologies  [77], and is shown to offer an accurate 
description of modern CMOS technologies. MM11 model is shown to pre-
serve the source-drain interchange symmetry in model expressions  [75,78] 
and thus eliminates the discontinuities in the high-order derivatives of 
channel current at Vds = 0 [79]. MM11 incorporates an accurate description 
of all-important physical effects, such as polydepletion  [80], the effect of 
pocket implants [81], gate tunneling current [66,80], bias-dependent overlap 
capacitances [80,82], GIDL, and noise [68,83] and therefore offers an accurate 
description of advanced MOSFETs in circuit operation.
In the early 1990s, the development of fs–based model, called SP model, 
started at the Pennsylvania State University by the research group led by 
Gildenblat. The modeling algorithm has been developed over the years 
[84–90]. In SP, SCE is modeled using the reported [91] bias and geometry-
dependent lateral gradient factor while the geometry-dependent technique 
was used in HiSIM [68]. To overcome the inherent complexities of fs-based 
compact model, especially the expressions for the intrinsic charges [38,92,93], 
various approximations were developed based, primarily, on the lineariza-
tion of the inversion charge as a function of fs. It is observed that this linear-
ization technique [79] is a critical step to preserving the Gummel symmetry 
test and to avoid difficulties in the simulation of passive mixers and related 
circuits [94]. The symmetric linearization method developed in SP [85,87,93] 
preserves the Gummel symmetry and produces expressions for both the 
drain current and the terminal charges that are as simple as those in Vth-
based or Qi-based models and are numerically indistinguishable from the 
original charge-sheet model equations [85,94].
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It has been reported that the symmetric linearization approach is not 
particularly sensitive to the details of the velocity saturation model, 
which enabled the merger of the best features of the SP and MM11 mod-
els to create PSP model. In addition to charge linearization relative to 
the source causing violation of the Gummel symmetry test, the singu-
lar nature of the popular velocity saturation model  [79,94] is a critical 
problem. The problem can be solved using different techniques such as 
adopting a  Vds-dependent critical field  [38,62,72]. When combined with 
the symmetric linearization method, this technique automatically solves 
the singularity issue  [85,94]. Some of the specific features of SP include 
its unique symmetric linearization method, completely noniterative for-
mulation, nonregional description from accumulation to strong inversion, 
inclusion of all relevant short-channel and thin-oxide effects, bias-dependent 
effective doping to deal with halo effects, physical description of the over-
lap regions and of the inner-fringing effects, and the comprehensive and 
accurate NQS model based on the spline collocation method  [93]. The 
latter has been recently extended to include the accumulation region [92] 
and the small-geometry effects [95]. Finally, it has been reported [96,97] 
that when combined with the general one-flux theory of the nonabsorb-
ing barrier, SP model is capable of reproducing the quasi-ballistic effects 
using the one-flux method [98].
The new fs–based PSP model is obtained by merging and developing the 
best features of SP (developed at the Pennsylvania State University) and 
MM11 (developed at Philips) models. The first version of the compact MOS 
model PSP, Level 100, has been released to the public domain in April 2005. 
In December 2005, CMC elected PSP as the new industrial standard model 
for compact MOSFET modeling [48].
1.2.2.3 Charge-Based Compact MOSFET Modeling
During the late 1980s, the charge-based compact models emerged as a via-
ble alternative to widely used Vth-based compact models due the increasing 
complexities of Vth-based modeling for scaled MOSFET devices and com-
putationally demanding solution techniques for fs-based modeling. In 1987, 
Maher and Mead reported a drain current expression in terms of the inver-
sion charge density (Qi) at the source and the drain ends [99]. Subsequently, 
a unified charge control model (UCCM) relating charge densities in terms of 
terminal voltages was reported in the early 1990s [100,101]. In 1995, Cunha 
et al. derived expressions for the total charges and small signal parameters 
as a function of the source and drain channel charge densities [102]. In 2001, 
Gummel et al. derived a charge equation and reported a charge-based model, 
referred to as USIM [103]. In 2003, He et al. reported an alternative derivation 
of charge [104] using gradual channel [26] and charge-sheet [23] approxima-
tions and linearization of the bulk and inversion charges with respect to the 
13Introduction to Compact Models
surface potential at a fixed gate bias. Since there is no Qi in the accumulation 
region, different approaches used include an equation for the accumulation 
charge similar to that for Qi or accumulation surface potential.
In charge-based models, an implicit function is evaluated to find the 
charge density for each set of biasing voltages in SPICE iterations similar to 
fs calculation. Note that the current is an exponential function of fs whereas 
a linear or quadratic function of Qi. Therefore, the accuracy of calculation 
of the Qi is not as high as that of fs calculation. Some of the widely referred 
charge-based compact MOSFET models include ACM  [102], EKV  [16], and 
BSIM6 [4] as described below.
In 1995, Cunha et al. reported a charge-based compact model, called 
the advanced compact MOSFET or ACM model  [102]. The basic formula-
tion of the ACM model is based on the charge-sheet model [23], inversion 
charge versus current relationship  [99], UCCM [100,101], and symmetrical 
MOSFET model  [105]. Explicit expressions for the current, charges, trans-
conductances, and the 16  capacitive coefficients are shown to be valid in 
the weak, moderate, and strong inversion regions. In 1997, the ACM model 
was implemented in a circuit simulator [106] and emerged out of the neces-
sity of modeling MOS capacitor for analog design in digital CMOS technol-
ogy. In order to model the weak nonlinearities of an MOS capacitor in the 
accumulation and moderate as well as strong inversion regimes, Behr et al. 
reported an improved capacitive model of the MOSFET gate in 1992 [107]. A 
link between the charge model by Cunha et al. [102] and the current-based 
model of Enz et al. [16] was established by Galup-Montoro et al. [105] and 
Cunha et al. [108]. The models for DC, AC, and NQS behaviors were devel-
oped [105,106]. In 1999, UCCM [100,101] was revisited [109,110] to enhance the 
basic ACM model [102].
The ACM model has been reported to have a hierarchical structure facili-
tating the inclusion of different physical phenomena into the model [111]. 
Because of its very simple expression for the derivative of the channel 
charge density, ACM has been reported to offer simple explicit expres-
sions for all intrinsic capacitive coefficients even when SCEs are taken into 
account [111]. The parameters of the ACM can be easily extracted [108,110]. 
Recently, ACM has been reported to include unified 1/f noise and mis-
match models [112,113].
In 1995, Enz et al. reported an analytical compact MOSFET model, referred 
to as the EKV model, by referencing all the terminal voltages to the sub-
strate [16]. The primary objective of the EKV model was low-power analog IC 
CAD using an analytical model that is valid in all modes of device operation 
with accurate modeling of weak inversion regime [114,115]. The model uses 
the linearization of Qi with respect to the channel voltage to derive Ids based 
on the continuous gm/Ids characteristics. In 2003, a rigorous derivation of the 
charge-based EKV model along with the detailed technique of Qi lineariza-
tion was reported using the existing charge-based models  [99,103,116,117]. 
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The bulk voltage referencing makes the EKV model symmetric [118–120] and 
preserves the symmetry property with reference to effects such as velocity 
saturation and nonuniform doping in the longitudinal direction [121]. The 
EKV model uses normalized Qi at the source and drain ends to determine 
all the important MOSFET variables including the current [118,122], the ter-
minal charges  [123], the transcapacitances  [123–125], the admittances, the 
transadmittances, [125], and the thermal noise, including the induced-gate 
noise [126,127].
It is shown that in the charge-based EKV model, Qi linearization offers a 
direct, simple relation between the surface potential fs and Qi [118,122,128]. 
The EKV model has been evolved into a full featured scalable compact MOS 
model that includes all the major effects that have to be accounted for in 
deep submicron CMOS technologies  [129–131]. The model has also been 
extended to double-gate device architectures using the EKV charge-based 
approach [132].
In 2003, He et al. reported the charge-based BSIM5  model that uses a 
single set of equations to calculate terminal charges throughout all the 
bias regions  [104,133]. The BSIM5 Qi equation is derived directly from the 
solution of Poisson’s equation in terms of fs in contrast to the conventional 
charge-based models [16,102] to obtain the final explicit function relating Qi 
with MOS terminal voltages. The core BSIM5  model is derived assuming 
gradual channel and constant quasi-Fermi level to the channel current, Ids 
in terms of Qi at the source and drain ends. The Ids equation includes the 
diffusion and drift components in a very simplified form. The model is 
reported to offer symmetry, continuity, scalability, and computational effi-
ciency with a minimal number of parameters. It can easily incorporate short-
channel,  nonuniform doping, and numerous other physical effects such as 
 polydepletion, velocity saturation, and velocity overshoot to accurately 
model subtle details of the device behaviors including current saturation and 
QM effect. It is also reported that BSIM5 core model can be easily extended to 
model nonclassical devices such as ultrathin body SOI and multigate devices 
including FinFETs [134].
In late 2010, the BSIM group started the development of BSIM6 core 
model  [4]. The basic objective of BSIM6  development is to solve the sym-
metry issue of BSIM4 while maintaining BSIM4’s accuracy, speed, and user 
support. The core BSIM6 has been derived using the reported charge-based 
approach [99,128,131,133]. The main features of BSIM6 include: smooth and 
continuous behaviors of I–V and C–V and their derivatives; continuity around 
Vds  =  0  and symmetry issue; excellent scalability with geometry, bias, and 
temperature; robust and physical behavior; excellent analog and RF model-
ing capability; and maintaining BSIM4  user experience [135]. In May 2013, 
BSIM6 has been selected and released as the industry-standard compact model 
for the existing as well as advanced planar CMOS technology nodes  [48]. 
The model has been coded in Verilog-A and implemented in major EDA 
environment [136].
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1.3 Motivation for Compact Modeling
The major motivation for the use of compact model for circuit CAD in the 
semiconductor industry is the cost-effective and efficient design optimiza-
tion of IC products [137] in EDA environment. The use of compact models in 
circuit CAD allows optimization of circuit performance for robust IC chip 
design. This optimization is a complex task due to the increasing complexi-
ties of the scaled MOSFET devices and technology. The continuous scaling 
of CMOS devices to sub-100 nm regime has resulted in higher device den-
sity, faster circuit speed, and lower power dissipation. Many new physical 
phenomena such as SCE and reverse SCE (RSCE), channel length modu-
lation, drain-induced barrier lowering, remote surface roughness scatter-
ing, mobility degradation, impact ionization, band-to-band tunneling, 
velocity overshoot, self-heating, channel quantization, polysilicon deple-
tion, RF behaviors, NQS effects, and discrete dopants become significant 
as the device dimension approaches its physical limit  [51,55]. Thus, intui-
tive analysis of the performance of nanoscale VLSI circuits using first prin-
ciple is no longer possible whereas trial-and-error experimentations using 
breadboarding prototype [27] to build and characterize advanced IC chips 
are time consuming and expensive. In addition, advanced VLSI circuits 
with scaled devices are susceptible to process variability, causing device 
and circuit performance variability [5]. As a result, the statistical analysis of 
circuits is critical to develop advanced VLSI chips. Therefore, the compact 
models are the desirable alternative for cost-effective and efficient design of 
robust VLSI circuits, analysis of statistical device performance, analysis of 
yield, and so on.
Again, by the introduction of the SPICE program from Berkeley in 1975, 
the circuit simulator became a useful design tool, essentially replacing the 
breadboarding of prototypes  [27]. However, for accurate circuit analysis, 
compact device models are required. Thus, the widespread use of circuit 
simulation also motivated the early development and use of compact model 
for IC device analysis. For today’s circuit design, the major motivations for 
compact modeling include:
 1. Circumventing the inadequate conventional manual techniques for 
design and analysis of today’s complex VLSI circuits consisting of 
billions of nanoscale devices
 2. Designing an IC chip under the worst-case conditions so that manu-
facturing tolerances can be incorporated into the design, thus ensur-
ing the target production yield of the chip
 3. Performing statistical analysis to optimize circuits for process 
 variability–induced circuit performance variability, and also ensur-
ing the target production yield of the chip
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 4. Design-for-reliability, enabling designers to predict and optimize 
circuit performance
 5. Improving design efficiency using compact models instead of mea-
sured data from billions of transistors with different dimensions 
operating under different voltages that are used in an IC chip
1.4 Compact Model Usage
Compact models are an integral part of circuit analysis in EDA environment. 
Typically, the analytical equations of the target compact model (e.g., BSIM4) 
are fitted to the device characteristics of an IC technology obtained under 
different biasing conditions and extract device model parameters. These 
model parameters are used to generate a technology-specific device model 
library. Similarly, compact model parameters for passive elements of a cir-
cuit are extracted from the respective model formulations. Thus, a model 
library includes compact models for active and passive elements describing 
the behavior of these elements in VLSI circuits. This model library is used 
as the input file along with the input circuit description, called the netlist, 
for circuit simulation using a circuit CAD tool [27] as shown in Figure 1.2. 
A netlist describes the detailed description of a circuit performance under 
the target biasing conditions.
Figure 1.2 shows a circuit netlist and compact model library as the input 
to circuit CAD and the output is the simulation results including circuit 


















Usage of compact models in a circuit CAD: compact models describing the performance of 
circuit elements are used as the input to circuit CAD along with the description of the VLSI 
circuit for computer analysis of circuit performance; circuit CAD is a circuit simulation tool for 
computer analysis of VLSI circuits in EDA environment. 
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1.5 Compact Model Standardization
From the brief history of compact device models in Section 1.2, we find that 
a large number of compact MOSFET models have been developed over the 
past 40 years and are continued to date. Therefore, it is extremely difficult to 
generate, maintain, and support a large number of model libraries for a large 
number of process technologies for circuit CAD by device engineers of a 
manufacturing company. In order to improve the efficiency of compact mod-
eling for circuit CAD, model developers and users have made a joint effort 
to establish a standard compact model for each IC device with robustness, 
accuracy, scalability, and computational efficiency to meet the needs of digi-
tal, analog, and mixed analog/digital designs. A standard model common to 
all or most semiconductor manufacturers and circuit CAD tools is desirable 
to facilitate intercompany collaborations.
With the objective of compact model standardization, an independent 
Compact Model Council, CMC was founded in 1996,  consisting of many 
leading companies in the semiconductor industry. The charter of CMC is to 
promote the international, nonexclusive standardization of compact model 
formulations and the model interfaces. The CMC standardizes compact 
models for all major technologies to enhance the design efficiency, performs 
extensive model testing for model validation, and ensures robustness and 
accuracy of compact models for the latest technologies to shorten leading-
edge design development cycle time. In 2013, CMC has become a part of 
an EDA standardization forum, Si2, to continue offering compact model 
standardization.
1.6 Summary
This chapter presents an overview of compact modeling for circuit CAD 
and the constituents of compact models to mathematically describe the 
real device effects. A brief history of compact MOSFET models for circuit 
simulation from the first Schimann-Hodges in 1970s to the recent surface 
potential–based and inversion charge–based models is presented. It is 
found that the early compact MOS models consist of physics-based analyti-
cal expressions to simulate the basic characteristics of devices in digital cir-
cuits. These models were continuously updated using empirical equations 
containing empirical fitting parameters to facilitate efficient circuit simula-
tion. During 1980s physics-based compact MOS models with well-behaved 
mathematical smoothing functions were introduced, which describe the 
characteristics of scaled devices in all regions of circuit operation. With 
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the increase in the complexities of MOS devices and technologies, compact 
MOS models based on surface potential and inversion charge started to 
emerge, especially to fulfil the increasing demands for analog and digital 
applications. These physics-based emerging models promise to simulate 
nano-MOSFET device characteristics in both digital and analog ICs. The 
accuracy, predictability, and longevity of these emerging models to meet 
the design challenges of MOS ICs down to 10 nm regimes are still to be 
seen. Finally, the motivation for compact modeling, the usage of compact 
models, and model standardization are briefly discussed.
Exercises
1.1 Double gate and multiple gate thin-body FETs like FinFETs and 
UTB-SOI FETs have emerged as the alternative devices to planar 
MOSFETs for advanced VLSI circuits. Write a brief history of the 
compact modeling of multiple gate FETs.
1.2 Write a brief history of compact modeling of the emerging devices 
including tunnel FETs as the potential alternative to next generation 
devices for VLSI circuits.
19
2
Review of Basic Device Physics
2.1 Introduction
Compact device models for circuit CAD (computer-aided design) requires 
detailed description of the transistor characteristics in the circuit environment 
under various biasing conditions. Transistor characteristics, however, depend 
on the material properties of the basic building blocks of each transistor along 
with its geometrical and structural information. IC (integrated circuit) transis-
tors are fabricated on a semiconductor substrate such as silicon to achieve the 
desired device characteristics for the target circuit performance. These device 
characteristics are modulated by the transport of current-carrying fundamen-
tal constituents of matter referred to as the electrons and holes. Again, the elec-
tronic properties of semiconductors, primarily, depend on the transport of the 
majority carrier electrons or holes. The semiconductors with the majority car-
rier concentration as electrons are referred to as the n-type, whereas, the semi-
conductors with the majority carrier concentration as holes are referred to as 
the p-type. Thus, in order to understand the compact device models for circuit 
CAD, it is essential to understand the basic physics of the elemental n-type, and 
p-type semiconductors along with the transport properties of electrons and 
holes in building IC devices. Though a number of published titles are avail-
able on the subject, the objective of this chapter is to present a brief overview 
of the basic semiconductor theory along with the basics of n-type and p-type 
semiconductors in contact forming pn-junctions that are necessary to develop 
compact transistor models for circuit CAD. The review is brief and covers only 
those topics that have direct relevance to the field-effect transistor ICs. For more 
exclusive treatments, the readers are referred to textbooks on the subject [1–13].
2.2 Semiconductor Physics
Crystalline silicon is a widely used semiconductor-starting material in the 
fabrication of IC devices and chips. Thus, unless otherwise specified, in 
this book, the semiconductor physics is described with reference to silicon. 
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The  silicon wafers used in the IC fabrication processes are cut parallel to 
either the <111> or <100> crystal planes. However, the <100> material is most 
commonly used due to the fact that, during IC fabrication processes, <100> 
wafers produce the lowest amount of charges at the silicon/silicon-dioxide 
(Si/SiO2) interface and offer higher carrier mobility [14,15].
2.2.1 Energy Band Model
In a silicon crystal, each atom has four valence electrons and four nearest 
neighboring atoms. Each atom shares its valence electrons with its four 
neighbors in a paired configuration called covalent bond. It is predicted by 
quantum mechanics (QM) that the allowed energy levels of electrons in a 
solid is grouped into two bands, called the valence band (VB) and the con-
duction band (CB). These bands are separated by an energy range that the 
electrons in a solid cannot possess and is referred to as the forbidden band 
or forbidden gap. The VB is the highest energy band and its energy levels 
are mostly filled with electrons forming the covalent bonds. The CB is the 
next higher energy band with its energy levels nearly empty. The electrons 
that occupy the energy levels in the CB are called free electrons or conduction 
electrons.
Typically, the energy is a complex function of momentum in a three- 
dimensional space and there are many allowed energy levels for a large 
number of electrons in silicon, and therefore, the energy band diagram is 
also complex. For the simplicity of representation, only the edge levels of 
each of the allowed energy bands are shown in the energy band diagram in 
Figure 2.1. In Figure 2.1, Ec and Ev are the bottom edge of the CB and the top 
edge of the VB, respectively, and Eg is the bandgap energy separating Ec and 
Ev. And, at any ambient temperature T(K), Eg is given by
 E E Eg c v= −  (2.1)
When a valence electron is given sufficient energy (≥Eg), it can break out of the 
chemical bonding state and excite into the CB to become a free electron leav-
ing behind a vacancy, or hole in the VB. A hole is associated with a positive 
charge since a net positive charge is associated with the atom from which the 
electron broke away. Note that both the electron and hole are generated simul-
taneously from a single event. The electrons move freely in the CB and holes 
move freely in the VB. In silicon, the bandgap is small (~1.12 eV); therefore, 
even at room temperature a small fraction of the valence electrons are excited 
into the CB, generating electrons and holes. This allows limited conduction 
to take place from the motion of the electrons in the CB and holes in the VB. 
As shown in Figure 2.1, when an electron in the CB gains energy, it moves up 
to an energy E > Ec, while a hole in the VB gains energy, it moves down to an 
energy E < Ev. Thus, the energy of the electrons in the CB increases upward 
while the energy of the holes in the VB increases downward.
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The bandgap energy, Eg, for silicon at room temperature (300 K) is ~1.12 eV. 
As  the temperature increases, the value of Eg for most semiconductors 
decreases due the increase in the crystal lattice spacing by thermal expan-
sions. For silicon, the temperature coefficient of Eg at 300 K temperature is: 
dE dTg ≅ − × −2 73 10 4. eV/K [16]. The temperature dependence of Eg for sili-
con can be modeled by using polynomial equations valid for different range 
of temperatures [16,17]. However, in circuit CAD tool SPICE (Simulation 
Program with Integrated Circuit Emphasis) [18], the temperature depen-












T is the temperature in Kelvin (K)
Eg(T) is in eV
2.2.2 Carrier Statistics
The electrical properties of a semiconductor are determined by the num-
ber of carriers available for conduction. This number is determined from the 
density of states and the probability that these states are occupied by carri-
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Energy band diagram of a semiconductor like silicon: Ec is the bottom edge of the CB and Ev is 
the top edge of the VB; the CB and VB are separated by an energy gap Eg = Ec–Ev. 
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electron under a thermal equilibrium condition is given by the Fermi–Dirac 













Ef is the Fermi energy or Fermi level
k = 1.38 × 10–23 J K–1 is the Boltzmann constant
T is the ambient temperature
The Fermi level is the energy at which the probability of finding an electron, 
at any T > 0° K, is exactly one-half (Equation 2.3). From Equation 2.3, we find 
that when E = Ef, f(E) = 1/2, which means that the electron is equally likely to 
have an energy above Ef as below it. At absolute zero temperature (T = 0° K): 
f(E) = 1 for E < Ef, indicating that the probability of finding an electron below 
Ef is unity and above Ef is zero (that is, f(E) = 0 for E > Ef). In other words, all 
energy levels below Ef are filled and all energy levels above Ef are empty. At 
finite temperatures, some states above Ef are filled and some states below Ef 
become empty. As T increases above absolute zero, the function f(E) changes 
as shown in Figure 2.2. Thus, the probability that the energy levels above Ef 
are filled increases with temperature. It is important to note that the Fermi 












Fermi–Dirac (F–D) and Maxwell–Boltzmann (M–B) distribution functions in a semiconductor; 
the plots show that the F–D distribution can be approximated to M–B distribution at tempera-
ture, T > 3 kT. 
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Equation 2.3 describes the probability of an allowed energy state occupied 
by an electron with E > Ef. Then the probability of a state not occupied by an 











Equation 2.4 is the probability function describing that a hole exists.
As shown in Figure 2.2, the probability distribution f(E) makes a smooth 
transition from unity to zero as the energy increases across the Fermi level. 
The width of the transition is governed by the thermal energy kT. The value 
of thermal energy at room temperature is about 26 mV. Thus, for all energy 
at least several kT (~3 kT) above Ef, the function f(E) in Equations 2.3 and 2.4 
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E Ef f( ) exp for  (2.6)
Equations 2.5 and 2.6 are identical to Maxwell Boltzmann density function 
for classical gas particles. For most device applications at room temperature, 
the function f(E) given by Equation 2.5 is a good approximation as shown in 
Figure 2.2.
Fermi level can be considered to be the chemical potential for electrons and 
holes. Since the condition for any system in equilibrium is that the chemical 
potential must be constant throughout the system, it follows that the Femi 
level must be constant throughout a semiconductor in equilibrium.
2.2.3 Intrinsic Semiconductors
An intrinsic semiconductor is a perfect single crystal semiconductor with no 
impurities or lattice defects. In such materials, the VB is completely filled 
with electrons and the CB is completely empty. Therefore, in intrinsic semi-
conductors, there are no charge carriers at 0° K. At higher temperatures 
 electron–hole pairs are generated as VB electrons are thermally excited 
across the bandgap to the CB. In intrinsic semiconductors, all the electrons 
in the CB are thermally excited from the VB. In other words, at a given tem-
perature, the number of holes in the VB equals the number of electrons in 
the CB of an intrinsic semiconductor. Thus, if n and p are the concentrations 
of free electrons and holes, respectively, then
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 n p ni= =  (2.7)
or,
 np ni= 2  (2.8)
where:
ni is called the intrinsic carrier concentration and is the free electron 
(or hole) concentration in an intrinsic semiconductor
2.2.3.1 Intrinsic Carrier Concentration
From the effective densities of carriers and probability distribution function, 
we can derive the expression for the intrinsic carrier concentration in a semi-
conductor. Thus, from Equations 2.5 and 2.6, we can write the concentration 

























Nc and Nv are the effective densities of states in the CB and VB, respectively
The expressions for Nc and Nv are derived from QM considerations [5]. Both 
Nc and Nv are proportional to T
3 2/ . For an intrinsic semiconductor, n = p = ni 
and Ef is called the intrinsic Fermi level, or the intrinsic energy level, Ei. Then 























Now, solving Equation 2.11 for Ef  = Ei, we get the expression for the intrinsic 
energy level as
 E E












From Equation 2.12, it can be shown that the intrinsic Fermi level, Ei, is only 
about 7.3 meV below the mid-gap at T = 300° K. Since kT E Ec v<< +( ), Equation 
2.12 can be simplified to




c v= ≅ +
2  (2.13)
Thus, the intrinsic Fermi level in a semiconductor material is very close to 
the midpoint between the CB and the VB, and for all practical purposes, it 
can be assumed that Ei is in the middle of the energy gap. Thus, Ei is com-
monly referred to as the mid-gap energy level.
In order to derive an expression for the intrinsic carrier concentration as a 
function of T, we multiply Equations 2.9 and 2.10 to get
 








































C is a constant
Eg is the bandgap energy defined in Equation 2.1
k is the Boltzmann constant (8.62 × 10–5 eV K–1)
The term kT has the dimension of energy and is called thermal energy and 
is equal to 25.86 meV at T = 300° K
Substituting the values for Nc and Nv [6], we can express Equation 2.14 as
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16 3 2  (2.15)
If Eg(TNOM) and ni(TNOM) are the values of Eg and ni at the nominal or the refer-
ence temperature TNOM, respectively, then we can show
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where Eg(T) is given by Equation 2.2. The above expression is used in circuit 
CAD for calculation of ni at any temperature T with ni = 1.45 × 1010 cm–3 at 
T = 300° K [6].
2.2.3.2 Effective Mass of Electrons and Holes
The electrons in the CB and holes in the VB move freely throughout the  crystal 
like free particles, suffering only occasional scattering by impurities and 
defects present in the crystal. The free electrons experience Coulomb force 
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due to the charged atomic cores of the host atoms in a regular lattice, giving 
rise to a periodic potential energy. The effect of the periodic potential of the 
crystal lattice on the motion of electrons in the CB and holes in the VB is rep-
resented by the effective masses of the electrons (mn* ) and holes (mp*), respec-
tively. In practice, there are several types of mass used for a given material 
and carrier type [1–11]. The effective mass required to calculate the carrier 
(electron and hole) concentration is called the density of states effective mass, 
whereas the mass required to calculate carrier mobility is called the conductiv-
ity effective mass. These effective masses depend on temperature. There is a 
large variation in the reported values of mn*  and mp*  [16]. The commonly used 
values for the effective mass for electrons and holes at room temperature are 
summarized in Table 2.1 [6].
2.2.4 Extrinsic Semiconductors
An extrinsic semiconductor is a semiconductor material with added elemen-
tal impurities called dopants. As we discussed in Section 2.2.3, the intrinsic 
semiconductor at room temperature has an extremely low number of free-
carrier concentration, yielding very low conductivity. The added impurities 
introduce additional energy levels in the forbidden gap and can easily be 
ionized to add either electrons to the CB or holes to the VB, depending on the 
type of impurities and impurity levels.
Silicon is a column-IV element with four valence electrons per atom. There 
are two types of impurities in silicon that are electrically active: those from 
column V such as arsenic (As), phosphorous (P), and antimony (Sb); and those 
from column III such as boron (B). A column-V atom in a silicon lattice tends 
to have one extra electron loosely bound after forming covalent bonds with 
silicon atoms as shown in Figure 2.3a. In most cases, the thermal energy at 
room temperature is sufficient to ionize the impurity atom and free the extra 
electron to the CB. Such type of impurities (P, Sb, and As) are called donor 
atoms, since they donate an electron to the crystal lattice and become posi-
tively charged. Thus, the P, Sb, and As doped silicon is called n-type material 
that contains excess electrons and its electrical conductivity is dominated 
by electrons in the CB. On the other hand, a column-III impurity atom in 
a silicon lattice tends to be deficient of one electron when forming covalent 
bonds with other silicon atoms as shown in Figure 2.3b. Such an impurity (B) 
atom can also be ionized by accepting an electron from the VB, which leaves 
TABLE 2.1
Effective Mass Ratio for Silicon at 300 K (m0 is the Free Electron Mass)
Carriers
Density of states effective mass
( )m mn* / 0
Conductivity effective mass
( )m mn* 0/
Electrons 1.08 0.26
Holes 0.81 0.386
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a freely moving hole that contributes to electrical conduction. These impuri-
ties (e.g., B) are called acceptors, since they accept electrons from the VB, and 
the doped silicon is called p-type that contains excess holes.
Thus, we can see from Figure 2.3, the donor and acceptor atoms occupy 
substitutional lattice sites and the extra electrons or holes are very loosely 
bound, that is, can easily move to the CB or VB, respectively. In terms of 
energy band diagrams, donors add allowed electron states in the bandgap 
close to the CB edge as shown in Figure 2.4a whereas acceptors add allowed 
states just above the VB edge as shown in Figure 2.4b. Figure 2.4 also shows 
the positions of the Fermi level due to donors (Figure  2.4c) and acceptors 












































Extrinsic semiconductors forming covalent bonds: (a) an arsenic donor atom in silicon provid-
ing one electron for conduction in the CB and (b) a boron acceptor atom in silicon creating a 
hole for conduction in the VB.
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Acceptor levels contain negative charge when ionized (filled). A donor level 
Ed shown in Figure  2.4a is measured from the bottom of the CB whereas 
an acceptor level Ea shown in Figure 2.4b is measured from the top of the 
VB. The ionization energies for donors and acceptors are (Ec–Ed) and (Ea–Ev), 
respectively.
It is possible to dope silicon so that p = n. Material of this type is called 
compensated silicon. In practice, however, one type of impurity dominates 
over the other so that the semiconductor is either n-type or p-type. A semi-
conductor is said to be nondegenerate if the Fermi level lies in the bandgap 
more than a few kT (~3 kT) from either band edge. Conversely, if the Fermi 
level is within a few kT (~3  kT) of either band edge, the semiconductor is 
said to be degenerate. In the nondegenerate case, the carrier concentration obeys 
Maxwell-Boltzmann statistics given by Equations 2.5 and 2.6. However, for 
the degenerate case where the dopant concentration is in excess of approxi-
mately 1018 cm–3 (heavy doping), one must use Femi-Dirac distribution func-
tion given by Equations 2.3 and 2.4. Unless otherwise specified, we will 
assume the semiconductor to be nondegenerate.
2.2.4.1 Fermi Level in Extrinsic Semiconductor
In contrast to intrinsic semiconductor, the Fermi level in extrinsic semicon-
ductor is not located at the mid-gap. The Fermi level in an n-type silicon 
moves up toward the CB, consistent with the increase in electron density 
described by Equation 2.9. On the other hand, the Fermi level in a p-type 
silicon moves toward the VB, consistent with the increase in hole density 
described by Equation 2.10. These cases are depicted in Figure 2.4c and d. 
The exact position of the Fermi level depends on both the ionization energy 
Donor level


























Energy band diagram representation in extrinsic semiconductors: (a) donor level Ed, (b) accep-
tor in silicon Ea, (c) intrinsic energy level and Fermi level in an n-type semiconductor, and 
(d) intrinsic energy level and Fermi level in a p-type semiconductor. 
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and concentration of dopants. For example for an n-type material with a 
donor impurity concentration Nd, the charge neutrality condition in silicon 
requires that
 n N pd= ++  (2.17)
where:
Nd+ is the density of ionized donors
Using Equation 2.4 we can write
 N N f E N
E E kT
d d d d
d f











1 1 2 exp
 (2.18)
where:
f(Ed) is the probability that a donor state is occupied by an electron in the 
normal state
Ed is the energy of the donor level
The factor 1/2 in the denominator of f(Ed) arises from the spin degeneracy 
(up or down) of the available electronic states associated with an ionized 
level [20].
Substituting Equations 2.9 and 2.10 for n and p, respectively, and Equation 





























Equation 2.19 can be solved for Ef. For an n-type semiconductor, n  >>  p; 
therefore, the second term on the right hand side of Equation 2.19 can be 
neglected. Now, assuming (Ed–Ef) >> kT, exp /− −( )  <<E E kTd f 1. Therefore, 
from Equation 2.19 we get after simplification












In this case, the Fermi level is at least a few kT below Ed and essentially all 
the donor levels are ionized, that is, n N Nd d= =+  for an n-type semiconduc-
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Similarly, for a p-type silicon with a shallow acceptor concentration Na, the 
Fermi level is given by





















Instead of using Equations 2.20 and 2.22, we can express these in terms of Ef 
and Ei using Equations 2.9 and 2.10. From Equation 2.9, the intrinsic carrier 
























Then substituting for Ec from Equation 2.25 into Equation 2.20, we get for an 
n-type silicon,












Similarly, using Equation 2.10, we can express Equation 2.22 for a p-type 
 silicon by












Equations 2.26 and 2.27 are the measure of the Fermi level with reference 
to the mid-gap energy level for the n-type and p-type semiconductors, 
respectively.
2.2.4.2 Fermi Level in Degenerately Doped Semiconductor
For heavily doped silicon, the impurity concentration Nd or Na can exceed 
the effective density of states Nc or Nv, so that Ef ≥ Ec and Ef ≤ Ev according 
to Equations 2.20 and 2.22. In other words, the Fermi level moves into the CB 
for n+ silicon, and into VB for the p+ silicon. In addition, when the impurity 
concentration is higher than 1018 cm–3, the donor (or acceptor) levels broaden 
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into bands. This results in an effective decrease in the ionization energy until 
finally the impurity band merges with the CB (or VB) and the ionization energy 
becomes zero. Under these circumstances, the silicon is said to be degenerate. 
Strictly speaking, Fermi statistics should be used for the calculation of elec-
tron concentration when E E kTc f−( ) ≤  [20]. For practical purposes, it is a good 
approximation within a few kT to assume that the Fermi level of the degenerate 
n+ silicon is at the CB edge, and that the degenerate p+ silicon is at the VB edge.
2.2.5 Carrier Transport in Semiconductors
In thermal equilibrium, mobile (CB) electrons are in random thermal motion 
with an average velocity of thermal motion, vth ≅ 1 × 107 cm sec–1 at 300° K. 
However, due to the random thermal motion of electrons, no net current 
flows through the material. On the other hand, in the presence of an electric 
field E, electrons move opposite to the direction of E. This process is called 
electron drift and causes a net current flow through the material. Also, if there 
is a carrier concentration gradient in the material, the carriers diffuse away 
from the region of higher concentration to the lower concentration, produc-
ing a net current flow in the semiconductor. Thus, the carrier transport or 
current flow in a semiconductor is the result of two different mechanisms: 
(1) the drift of carriers (electrons and holes), which is caused by the presence 
of an electric field and (2) the diffusion of carriers, which is caused by an 
electron or hole concentration gradient in the semiconductor. We will now 
consider factors involved in both phenomena.
2.2.5.1 Carrier Mobility and Drift Current
When an electric field is applied to a conducting medium containing free carri-
ers, the carriers are accelerated in proportion to the force of the field. However, 
the accelerating carriers within a semiconductor will collide with various 
scattering centers including the atoms of the host lattice (lattice scattering), 
the impurity atoms (impurity scattering), and other carriers (carrier–carrier 
scattering). In the case of an electron, these different scattering mechanisms 
tend to redirect its momentum and in many cases tend to dissipate the energy 
gained from the electric field. Thus, under the influence of a uniform electric 
field, the process of energy gain from the field and energy loss due to the scat-
tering balance each other and carriers attain a constant average velocity, called 
the drift velocity (vd). At low electric fields, vd is proportional to the electric field 
strength E and is given by
 v Ed = µ  (2.28)
where:
μ is the constant of proportionality and is called the mobility of the carriers 
in units of cm2 V–1sec–1
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The mobility is proportional to the time interval between collisions and 
inversely proportional to the effective mass of the carriers. The total mobility is 
determined by combining the mobilities for different scattering mechanisms 
such as mobility due to lattice scattering μL and mobility due to ionized impurity 
scattering μI. Assuming different scattering mechanisms are independent, we 
can write the expression for total mobility using Mathiessen’s rule





The measurement data show that the electron mobility (μn) in an n-type silicon 
is about three times the hole mobility (μp) in a p-type silicon since the effective 
mass of electrons in the CB is much lighter than that of holes in the VB.
Carrier mobility in bulk silicon is a function of the doping concentrations. 
Figure 2.5 shows plots of electron and hole mobilities in silicon as a func-
tion of doping concentration at room temperature. It is observed from the 
plots that at low impurity levels, the mobilities are mainly limited by carrier 
collisions with the silicon lattice or acoustic phonons. As the doping con-
centration increases beyond 1 × 1015 cm–3, the mobilities decrease due to the 
increase in the collisions with the charged (ionized) impurity atoms through 
Coulomb interaction. At high temperatures, the mobility tends to be limited 
by lattice scattering and is proportional to T–3/2, relatively insensitive to the 
doping concentration. At low temperatures, the mobility is higher; however, 






















Electron and hole mobilities in bulk silicon at 300 K as a function of doping concentration. 
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impurity scattering. The detailed temperature dependence of mobility can 
be found in Arora and Arora et al. [17,21].
The carrier mobility discussed earlier is the bulk mobility applicable to con-
duction in the silicon substrate far away from the surface. In the channel 
region of MOSFET (metal-oxide-semiconductor field-effect transistor) devices, 
the current flow is governed by the surface mobility. The surface mobility is 
much lower than the bulk mobility due to additional scattering mechanism 
between the carriers and Si/SiO2 interface in the presence of the high electric 
field normal to the channel as discussed in Section 5.3.1 of Chapter 5.
2.2.5.2 Electrical Resistivity
The drift of charge carriers under an applied electric field E results in a cur-
rent, called the drift current. For a homogeneous n-type silicon, if there are n 
number of electrons per unit volume each carrying a charge q flow with a 
drift velocity vd, then the electron drift current density is given by
 J qnv qn En drift d n, = = µ  (2.30)
where we have used Equation 2.28 for vd; in Equation 2.30, q = 1.6 × 10–19 C 
is the electronic charge and μn is the electron mobility. From Ohm’s law, 
the resistivity ρ of a conducting material is defined by E/Jn; therefore, from 




= 1  (2.31)
Similarly, for a p-type silicon, the hole drift current density, Jp,drift, and resis-
tivity, ρp are given by





= 1  (2.33)
where:
μp is the hole mobility
If the silicon is doped with both donors and acceptors, then the total resistiv-








Thus, the resistivity of a semiconductor depends on the electron and hole 
concentrations and their mobilities. Empirical resistivity versus impurity 
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concentrations plots are shown in Figure 2.6 for uniformly doped silicon at 
300° K. The plot for n-type is lower than p-type doped silicon because elec-
tron mobility is higher than the hole mobility.
2.2.5.3 Sheet Resistance





= ρ  (2.35)
where:
ρ is the resistivity of the conductor in ohm-centimeter
Typically, in an IC technology, the thickness t of a diffusion region is uni-
form and normally much less than both L and W of the region. Therefore, it 
is useful to define a new variable ρsh, called the sheet resistance, which has the 










sh= ρ  (2.37)
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Impurity concentration versus resistivity for n-type and p-type silicon at 300° K. (After Sze 2007.) 
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From Equation 2.37, it is found that when L  =  W, the diffused layer 
becomes a square with R = ρsh. Thus, the total resistance of a diffusion 
line is simply ρsh times the number of squares in the path of current and 
is expressed in units of Ω per square (Ω/□). The process parameters that 
determine the sheet resistance of a layer are the resistivity and thickness t 
of the layer. Since the resistivity is a function of carrier concentration and 
mobility, both of which are functions of temperature, ρsh is temperature 
dependent.
2.2.5.4 Velocity Saturation
The field versus velocity linear relationship, given by Equation 2.28 in 
Section 2.2.5.1, is valid only for low electric field (<1 × 104 V cm–1) and carri-
ers are in equilibrium with the lattice. At higher electric fields, the average 
carrier energy increases and carriers lose their energy by optical-phonon 
emission nearly as fast as they gain it from the field. This causes a decrease 
in μ from its low field value as the field increases until finally the drift veloc-
ity reaches a limiting value vsat, referred to as the saturation velocity. This 
phenomenon is called the velocity saturation. For silicon, a typical value of 
vsat = 1.07 × 107 cm sec–1 for electrons and occurs at an electric field of about 
2 × 104 V cm–1. The corresponding values for holes are vsat = 8.34 × 106 cm 
sec–1 and E ≅ 5.0 × 104 V cm–1.
It is found that the measured value of drift velocity for electrons and holes 



















Ec is the critical electric field at which carrier velocity saturates
The parameters vsat, Ec, and β in Equation 2.38 are given in Table 2.2.
Figure 2.7 shows the simulated value of drift velocity for electrons and 
holes at 300° K in silicon as a function of the applied field E obtained by 
Equation 2.38. It is observed from Figure 2.7 that at low fields, the carrier 
TABLE 2.2
Parameters for Field Dependence of Drift Velocity for Silicon at 300 K
Parameter vsat (cm sec–1) Ec (V cm–1) β
Electrons 1.07 × 107 6.91 × 103 1.11
Holes 8.34 × 106 1.45 × 104 2.637
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velocity increases linearly with the electric field indicating constant mobil-
ity. When the field exceeds about 2 × 104 V cm–1, carriers begin to lose energy 
by scattering with optical phonons and their velocity saturates. As the 
field exceeds 100  KV cm–1, carriers gain more energy from the field than 
what they can lose by scattering. Consequently, their energy with respect 
to the bottom of the CB (for electrons) or top of the VB (for holes) begins 
to increase. The carriers are no longer at thermal equilibrium with the lat-
tice. Since they acquire energy higher than the thermal energy (kT) they are 
called hot carriers. 
It is these hot carriers that are responsible for reducing the mobility at 
high fields. For a more heavily doped material, the low-field mobility is 
lower because of the impurity scattering. However, vsat remains the same, 
independent of impurity scattering. Also, vsat is weakly dependent on tem-
perature and decreases slightly as the temperature increases [17]. Figure 2.7 
shows carrier velocity as a function of electric field. It is observed from the 
plots that the carrier velocity increases linearly at low electric field, then 
the increase in the carrier velocity slows down with the increase in electric 
field, and finally above a certain critical electric field the carrier velocity 
saturates.
2.2.5.5 Diffusion of Carriers
In addition to the drift of electrons under the influence of an electric field, 































Drift velocities of electrons and holes in silicon at room temperature as a function of applied 
electric field showing velocity saturation at high electric fields. 
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a semiconductor. This leads to an additional component of current in pro-
portion to the concentration gradient and is called the diffusion current. Thus, 
the diffusion is a gradient driven motion and occurs from high-concentra-
tion regions toward low-concentration regions as shown in Figure 2.8.




= −  (2.39)
where:
F, D, and C are the flux of carriers, diffusion constant, and carrier density, 
respectively
The negative sign is due to the fact that the carriers flow from the higher 
concentration to lower concentration; that is, dC/dx is negative. If the carrier 
flow in a semiconductor material is electron, then the diffusion current flow 




n diff n, =  (2.40)





p diff p, = −  (2.41)
where:
Dn and Dp are called the diffusivity or diffusion constants for electrons and 















Diffusion of carriers from high concentration to low concentration due to concentration 
gradient over different time intervals t1  <  t2  <  t3; t1 is the initial time and the background 
concentration ≈ 0. 
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= = ≡  (2.42)
where:
v kT qkT ≡  is called the thermal voltage
Equation 2.42 is often referred to as the Einstein’s relation. For lightly 
doped silicon (e.g., Nd ≅ 1 × 1015 cm–3) at room temperature, Dn = 38 cm2 
sec–1 and Dp = 13 cm2 sec–1. The negative sign in Equation 2.41 implies that 
the hole current flows in a direction opposite to the hole concentration 
gradient.
2.2.5.6 Nonuniformly Doped Semiconductors and Built-In Electric Field
Let us consider an n-type material with nonuniformly doped Nd donor atoms 
as shown in Figure 2.9. Considering complete ionization of  donor atoms, 
we have n = Nd+ = Nd.
Due to the concentration gradient, electrons diffuse from the high- 
concentration region to the low-concentration region. Then from Equation 


















Drift and diffusion of carriers in a nonuniformly doped n-type semiconductor: Fn,diff is the 
electron diffusion flux from the high concentration to low concentration; Fn,drift is the drift flux 
of electrons due to the built-in electric field, Ex set up by the ionized donors and diffused elec-
trons in the semiconductor. 
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where:
the subscript n represents the parameters for electrons
As the electrons move (diffuse) away, they leave behind positively charged 
donor ions (Nd+), which try to pull electrons back causing drift flux of 
electrons from the low- to high-concentration region. This drift of elec-
trons from low- to high-concentration regions sets up an electric field, Ex 
from the high-concentration to the low-concentration regions as shown in 
Figure 2.9. Then from Equation 2.30, the flux due to the drift of electrons 
is given by
 F n x v n En drift d n x, = =( ) µ  (2.44)
An equilibrium is established when diffusion = drift. Here n(x) is the num-
ber of electrons in the diffusion flux at any point x in the distribution and 
≠ Nd(x). Therefore, a built-in electric field is established that prevents diffu-
sion of electrons. Then from Equations 2.43 and 2.44, we get the expression 
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 (2.45)
















1 1( ) ( ) (2.46)
In Equations 2.45 and 2.46 we have used Einstein’s relation given in Equation 
2.42. This built-in electric field favors the transport of the minority carriers if 
created by an external source.
2.2.6 Generation–Recombination
In a semiconductor under thermal equilibrium, carriers possess an average 
thermal energy corresponding to the ambient temperature. This thermal 
energy excites some valence electrons to reach the CB. This upward transi-
tion of an electron from the VB to CB leaves behind a hole in the VB and an 
electron–hole pair is created. This process is called the carrier generation (G). 
On the other hand, when an electron makes a transition from the CB to the 
VB, an electron–hole pair is annihilated. This reverse process is called car-
rier recombination (R). Under thermal equilibrium, G = R so that the carrier 
concentration remains the same and the condition pn ni= 2  is maintained. 
The thermal G–R process is shown in Figure 2.10.
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The equilibrium condition of a semiconductor is disturbed by optically 
or electrically introducing free carriers exceeding their thermal equilibrium 
values resulting in pn ni> 2  or by electrically removing carriers resulting in 
pn ni< 2. The process of introducing carriers in access of thermal equilibrium 
values is called the carrier injection and the additional carriers are called the 
excess carriers. In order to inject excess carriers optically, we shine light with 
energy E = hν > Eg on an intrinsic semiconductor so that the valence electrons 
can be excited into the CB by the excess energy ΔE = (hν–Eg), where h and ν 
are Planck’s constant and frequency of light, respectively. In this process, we 
get optically generated excess electrons (nL) and holes (pL) in the semiconduc-
tor as shown in Figure 2.10. Therefore, the total nonequilibrium values of 












Injection of carriers by light  (2.47)
2.2.6.1 Injection Level
From Equation 2.47, we observe that both n and p are greater than the intrin-
sic carrier concentration of the semiconductor, and therefore, pn ni> 2  for 
injection of carriers into the semiconductor. If the injected carrier density 
is lower than the majority carrier density at equilibrium so that the latter 
remains essentially unchanged while the minority carrier density is equal 
to the excess carrier density, then the process is called the low-level injection. 
If  the injected carrier density is comparable to or exceeds the equilibrium 
value of the majority carrier density, then it is called the high-level injection.
To illustrate the injection levels, we consider an n-type extrinsic semicon-
ductor with Nd = 1015 cm–3. Then from Section 2.2.4.1, the equilibrium major-
ity carrier electron concentration is given by nno = 1 ×  1015  cm–3, whereas 






h = Planck’s constant
v = Frequency of incident light
FIGURE 2.10
Band-to-band generation of electron–hole pairs under optical illumination of photon energy 
hν, where h and ν are the Planck’s constant and the frequency of incident light, respectively. 
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pno = 1 × 105 cm–3. Here, nno and pno define the equilibrium concentrations 
of electrons and holes, respectively, in an n-type material. Now, we shine 
light on the sample so that 1 × 1013 cm–3 electron–hole pairs are generated 
in the material. Then using Equation 2.47, the total number of electrons 
nn = nno = 1 × 1015 cm–3 and pn = 1 × 1013 cm–3. Thus, the majority carrier concen-
tration nn remains unchanged, whereas the minority carrier concentration 
pn is increased significantly. This is an example of low-level injection. On the 
other hand, if 1 ×  1017  cm–3 electron–hole pairs are generated by incident 
light, then from Equation 2.47, we get nn ≅ 1 × 1017 cm–3 and pn = 1 × 1017 cm–3 
changing both the electron and hole concentrations in the semiconductor, 
resulting in a high-level injection. The mathematics for high-level injection are 
complex, and therefore, we will consider only low-level injection.
2.2.6.2 Recombination Processes
The semiconductor material returns to equilibrium through recombination 
of injected minority carriers with the majority carriers in the case of carrier 
injection or through generation of electron–hole pairs in the case of extrac-
tion of carriers.
The electron–hole recombination process occurs by transition of electrons 
from the CB to the VB. In a direct bandgap semiconductor like GaAs where 
the minimum of the CB aligns with the maximum of the VB, an electron in 
the CB can give up its energy to move down to occupy the empty state (hole) 
in the VB without a change in the momentum as shown in Figure 2.11a. Since 
the momentum (k) must be conserved in any energy level transition, an elec-
tron in GaAs can easily make direct transition from Ec to Ev across Eg. This 
is called the direct or band-to-band recombination. When direct recombination 
happens, the energy given up by electron will be emitted as a photon, which 
makes it useful for light-emitting diodes.
If we generate excess carriers (Δn, Δp) at a rate GL due to the incident light, 
then for low-level injection, we get Δp = Δn = Uτ = GLτ, where U is the net 
recombination rate and τ is the excess carrier lifetime. If po and no are the 


















Bandgap in semiconductors: (a) direct bandgap, (b) band-to-band recombination in a direct 
bandgap semiconductor, and (c) indirect bandgap. 
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n are the respective total concentrations due to generation, then Δp = p – po 










τn and τp are the excess carrier electron and hole lifetime, respectively
For band-to-band recombination, the excess carrier lifetime for an electron is 
equal to that of a hole since the single phenomenon annihilates an electron 
and a hole simultaneously.
For indirect bandgap semiconductors such as silicon and germanium 
(Figure 2.11c), the probability of direct recombination is very low. Physically, 
this means that the minimum energy gap between Ec and Ev does not occur at 
the same point in the momentum space as shown in Figure 2.11c. In this case, 
for an electron to reach the VB, it must experience a change of momentum 
as well as energy to satisfy the conservation principle. This can be achieved 
by recombination processes through intermediate trapping levels, called the 
indirect recombination as shown in Figure 2.12.
Impurities that form electronic states deep in the energy gap assist the 
recombination of electrons and holes in the indirect bandgap semiconduc-
tors. Here the word deep indicates that the states are far away from the band 
edges and near the center of the energy gap. These deep states are commonly 
referred to as recombination centers or traps. Such recombination centers are 
usually unintentional impurities, which are not necessarily ionized at room 
temperature. These deep level impurities have concentrations far below the 
concentration of donor or acceptor impurities, which have shallow energy 
levels. Gold (Au) is a deep level impurity intentionally used in silicon to 
increase the recombination rate. This recombination via deep level impu-
rities or traps is often referred to as the indirect recombination. The process 
shown in Figure 2.12 consists of (1) an electron capture by an empty center, 
(2) electron emission from an occupied center, (3) hole capture by an occu-
pied center, and (4) hole emission by an empty center.
Ec
1 2
1 = Electron capture
2 = Electron emission
3 = Hole capture
4 = Hole emission
2 + 4 or 4 + 2: generation







Generation and recombination in an indirect bandgap semiconductor; Et is the trap level deep 
into the bandgap; 1, 2, 3, and 4 represent the generation and recombination processes. 
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Let us consider the following example where an impurity like Au is 
 introduced that provides a trapping level or a set of allowed states at energy Et. 
The trap level Et is assumed to act like an acceptor (it can be neutral or nega-
tively charged). Recombination is accomplished by trapping an electron and 
a hole. (The analysis can be easily extended to the case where the trap acts 
like a donor, that is, positively charged or neutral charge states.) The indirect 
recombination process was originally proposed by Shockley and Read [22] 
and independently suggested by Hall [23] and, therefore, is often referred to 
as the Shockley–Read–Hall (SRH) recombination. By considering the transi-
tion processes shown in Figure 2.12, Shockley, Read, and Hall showed that 
for low-level injection, the net recombination rate is given by
 U
v N pn n










vth is the carrier thermal velocity (≈ 1 × 107 cm sec–1)
σ is the carrier capture cross section (≈10–15 cm2)
Nt is the density of trap centers
vthσNt is the capture probability or capture cross section
From Equation 2.49 we observe the following:
 1. The “driving force” or the rate of recombination is proportional to 
pn ni−( )2 , that is, the deviation from the equilibrium condition
 2. U = 0 when np ni=( )2 , that is, equilibrium condition
 3. U is maximum when Et = Ei, that is, trap levels near the mid-band 
are the most efficient recombination centers
Thus, for the simplicity of understanding, let us consider the case when 
Et = Ei. Then from Equation 2.49, the net recombination rate is given by
 U










For an n-type semiconductor with low-level injection, n >> p + 2ni; denoting 
p = pn as the total excess minority carrier concentration and p n nn io =( )2  as 
the equilibrium minority carrier concentration, we get after simplification of 
Equation 2.50
 U v N p p
p
th t n n
p
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th p tv N
= 1  (2.52)
In an n-type material, lots of electrons are available for capture. Therefore, 
Equation 2.51 shows that the minority carrier hole lifetime τp is the limiting 
factor in recombination process in an n-type material.
Similarly, for a p-type semiconductor, we can show from Equation 2.50 that 











th n tv N
= 1  (2.54)
is the minority carrier electron lifetime. Thus, for a p-type semiconductor the 
minority carrier electron lifetime is the limiting factor in the recombination 
process.
The other recombination process in silicon that does not depend on deep 
level impurities and that sets an upper limit on lifetime is Auger recombina-
tion. In this process, the electrons and holes recombine without trap lev-
els and the released energy (of the order of energy gap) is transferred to 
another majority carrier (a hole in a p-type and electron in an n-type silicon). 
Usually, Auger recombination is important when the carrier concentration 
is very high (>5 × 1018 cm–3) as a result of high doping or high-level injection.
2.2.7 Basic Semiconductor Equations
2.2.7.1 Poisson’s Equation
Poisson’s equation is a very general differential equation governing the oper-
ation of IC devices and is based on Maxwell’s field equation that relates the 
charge density to the electric field potential. Conventionally, the electrostatic 
potential, f in a semiconductor is defined in terms of the intrinsic Fermi level 
(Ei) such that




The negative sign in Equation 2.55 is due to the fact that Ei is defined as 
the electron energy whereas f is defined for a positive charge. The electric 
field E, which is defined as the electrostatic force per unit charge, is equal to 
the negative gradient of f, such that




= − φ (2.56)






















= − ( )  (2.58)
where
ρ(x) is the net charge density at any point x
ε0 (=8.854 × 10–14 F cm–1) is the permittivity of free space
Ksi (=11.8) is the relative permittivity of silicon
If n and p are the free electron and hole concentrations, respectively, corre-
sponding to Nd+ and Na– ionized acceptor and donor concentrations, respec-
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Assuming complete ionization of dopants, Nd+ = Nd and Na– = Na, we can 














= − −  + −[ ]{ }( ) ( ) ( ) ( )  (2.60)
Equation 2.60 is a one-dimensional (1D) equation and can easily be extended to 
three-dimensional (3D) space. 1D-Poisson equation is adequate for describing 
most of the basic device operations. However, for small geometry advanced 
devices 2D (two-dimensional) or 3D Poisson’s equation must be used.









= =∫1 0 0ε ρ ε( )  (2.61)
It is to be noted that the semiconductor as a whole is charged neutral, that is, 
ρ must be zero. However, when the space charge neutrality does not apply, 
Poisson’s equation must be used.
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2.2.7.2 Carrier Concentration in Terms of Electrostatic Potential
In an n-type nondegenerate semiconductor the Fermi level Ef (or Fermi 
potential ff  =  –Ef/q) lies above the intrinsic level Ei (or intrinsic potential 















 = −( )


exp exp φ φ  (2.62)
while in a p-type semiconductor the Fermi level Ef (or Fermi potential ff) lies 
below the intrinsic level Ei (or intrinsic potential fi) as shown in Figure 2.4d, 















 = −( )


exp exp φ φ  (2.63)
At room temperature, the available thermal energy is sufficient to ionize 
nearly all acceptor and donor atoms due to their low ionization energies. 
Hence it is safe approximation to say that in a nondegenerate silicon at room 
temperature:
 n N nd≈ ( )− type  (2.64)
 p N pa≈ ( )− type  (2.65)
where:
Nd is the concentration of donor atoms
Na is the concentration of acceptor atoms
In an n-type material, where Nd >> ni, electrons are majority carriers whose 
concentration is given by Equation 2.64, while the hole concentration pn (rep-











The hole concentration pn is much smaller than nn in an n-type semiconductor. 
Thus, holes are minority carriers in an n-type semiconductor. Similarly, in a 
p-type semiconductor where Na >> ni, holes are the majority carriers given by 
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Since np << p, electrons are minority carriers in a p-type semiconductor. 
Consequently, we often use the terminology of majority and minority carriers.
From Equation 2.62, we can write for an n-type semiconductor

























 ≡ −ln ln  (2.68)
where:
ϕB  ≡  (ϕf – ϕi) is called the bulk potential and is negative for n-type 
semiconductors
Similarly, from Equation 2.63, for p-type semiconductor, we can show











 ≡ln  (2.69)
Thus, we can write a generalized expression for bulk potential in semicon-
ductors as













the “+” sign is for p-type semiconductors with Nb = Na
the “–” sign is for n-type semiconductors with Nb = Nd
Note that the Fermi potential, ϕf, is not only a function of carrier concentra-
tion but also dependent on temperature through ni. From Equation 2.70, 
we observe that since ni increases with temperature according to Equation 
2.15, the magnitude of ϕB decreases and as ni approaches to Nb, ϕf approaches 
to ϕi. Thus, with an increase of temperature, the Fermi level approaches 
the mid-gap position, that is, the intrinsic Fermi level, showing thereby 
that the semiconductor becomes intrinsic at high temperature. Thus, the 
doped or extrinsic silicon will become intrinsic if the temperature is high 
enough. The temperature at which this happens depends upon the dop-
ant concentration. When the material becomes intrinsic, the device can no 
longer function, and therefore, the intrinsic region is avoided in device 
operation.
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Equation 2.71 gives dff/dT ~ 1 mV K–1. If we use Equation 2.15 for ni, then 
ff with reference to fi = 0 at any temperature T can be written in terms of 
TNOM as














































Equation 2.72 is used in circuit CAD tools for modeling the temperature 
dependence of ff.
2.2.7.3 Quasi-Fermi Level
Under thermal equilibrium conditions, the electron and hole concentrations 
are given by Equations 2.62 and 2.63 (using n = Nd and p = Na), respectively, 
maintaining the condition pn ni= 2. However, when carriers are injected into 
the semiconductor or extracted out from the semiconductor, the equilibrium 
condition is disturbed. In nonequilibrium conditions: (1) injection, np > ni2 or 
(2) extraction, np < ni2, we cannot use Equations 2.62 and 2.63. And, the car-
rier densities can no longer be described by a constant Fermi level through 
the system. Here, we define quasi-Fermi levels such that Equations 2.62 and 
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 = −( )
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
exp exp φ φ  (2.74)
where:
Efn and Efp are the electron and hole quasi-Fermi levels, respectively
It is to be noted that Efn and Efp are the mathematical tools; their values are chosen 
so that the accurate carrier concentrations are given in the nonequilibrium situa-
tions. In general, Efn ≠ Efp.












2 exp  (2.75)
In equilibrium condition, Efn = Efp = Ef and ffn = ffp so that Equations 2.73 and 
2.74 become same as Equations 2.62 and 2.63 for n = Nd and p = Na, respec-
tively. And, Equation 2.75 becomes pn ni= 2.
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2.2.7.4 Transport Equations
In Section 2.2.5.5, we have shown that the electron diffusion current 
 density Jn,diff due to concentration gradient in a semiconductor is given 
by Equation 2.40. On the other hand, the electron current density due to 
drift of electrons by an applied electric field described in Section 2.2.5.2 is 
given by Equation 2.30. Thus, when an electric field is present in addition 
to a concentration gradient, both the drift and diffusion current will flow 
through the semiconductor. The total electron current density Jn at any 
point x is then simply the sum of the diffusion and drift currents, that is, 
Jn (=Jn,drift + Jn,diff). Therefore, the total electron current in a semiconductor 
is given by
 J qn E qD
dn
dx
n n n= +µ  (2.76)
Similarly, the total hole current density Jp (=Jp,drift + Jp,diff) is given by
 J qp E qD
dp
dx
p p p= −µ  (2.77)
so that the total current density J = Jn + Jp. The current Equations 2.76 and 2.77 
are often referred to as the transport equations.
Under thermal equilibrium no current flows inside the semiconductor and 
therefore, Jn = Jp = 0. However, under nonequilibrium conditions Jn and Jp can 
be written in terms of quasi-Fermi potentials fn and fp for electric field, E, in 




















When carriers diffuse through a certain volume of semiconductor, the cur-
rent density leaving the volume may be smaller or larger depending upon 
the recombination or generation taking place inside the volume. Let us con-
sider a small length Δx of a semiconductor as shown in Figure  2.13 with 
cross-sectional area A in the yz plane.
From Figure 2.13, the hole current density entering the volume A.Δx is 
Jp(x) whereas the density leaving is Jp(x  +  Δx). From the conservation of 
charge, the rate change of hole concentration in the volume is the sum of 
(1) net holes flowing out of the volume and (2) net recombination rate. That is,










 + −( )pt x q J x x q J x G R xp p p p∆ ∆ ∆
1 1
( ) ( )  (2.79)
The negative sign is due to the decrease of holes due to recombination; and 
Gp and Rp are the generation and recombination rate of holes in the volume, 
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 (2.80)









G Rn n n
1  (2.81)
where:
Rn and Gn are the recombination and generation rate of electrons, 
respectively
Equations 2.80 and 2.81 are called the continuity equations for holes and elec-
trons, respectively, and describe the time-dependent relationship between 
current density, recombination and generation rates, and space. They are 
used for solving transient phenomena and diffusion with recombination–
generation of carriers.
Equations 2.60, 2.78, 2.80, and 2.81 constitute a complete set of 1D equations 
to describe carrier, current, and field distributions in a semiconductor; how-





Current continuity in a semiconductor: Jp(x) is the hole currents flowing into an elemental 
length Δx of the semiconductor and Jp(x + Δx) is the net current flowing out after carrier 
generation–recombination processes inside the element; U is the net recombination rate. 
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conditions, we can solve them for any arbitrary device structure. Generally, 
we will be able to simplify them based on physical approximations.
2.3 Theory of n-Type and p-Type Semiconductors in Contact
We have discussed the basic theory of intrinsic, n-type, and p-type semicon-
ductors in Section 2.2. In this section, we will discuss the underlying physics 
of a semiconductor substrate when one region is n-type and the immedi-
ate adjacent region is p-type, forming a junction called the pn-junction or 
 pn-junction diode or simply diode. In reality, a silicon pn-junction is formed by 
counter doping a local region of a larger region of doped silicon as shown in 
Figure 2.14. The pn junctions form the basis for all advanced semiconductor 
devices. Therefore, understanding their operation is basic to the understand-
ing of most advanced IC devices.
2.3.1 Basic Features of pn-Junctions
A silicon pn-junction structure is an alternating type of p-type and n-type 
doped silicon layers. The pn-junctions can be fabricated in a variety of 
techniques on a silicon substrate using photo mask → Implant → Drive-in. 
A typical final impurity profile along the active region can be simplified as 
an erfc or Gaussian as shown in Figure 2.14b and c.
As shown in Figure 2.14a, the basic structure includes an n-region doped 
on a p-type substrate. The vertical cross section of the intrinsic or active 
pn-junction is shown in Figure 2.14a by a vertical cutline A. The 1D-doping 
A: Vertical cutline along the





















A typical pn-junction: (a) 2D cross section showing the cutline along the depth of the structure 
to obtain 1D doping profiles, (b) 1D-doping profile of an abrupt junction, and (c) 1D-doping 
profile of a graded junction. 
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profile along the cutline of the active device is shown in Figure 2.14b and c. 
The metallurgical junction depth Xj is indicated as the point where the net 
impurity concentrations of donors and acceptors are equal. For compact 
modeling, the actual impurity profile is approximated by a step or abrupt 
(high–low) shallow junctions, Figure 2.14b or a linearly graded (deep) junc-
tions, Figure 2.14c, so that a tractable circuit model can be developed. A step 
doping profile is characterized by constant p-type dopant concentration Na 
that changes with position in a stepwise fashion to a constant n-type dopant 
concentration Nd.
From the 1D impurity profiles in Figure 2.14b and c, we find that there is a 
large carrier concentration gradient at the junction resulting in carrier diffu-
sion. Holes from the p-side diffuse into the n-side, leaving behind negatively 
charged acceptor ions Na−( ) and electrons from the n-side diffuse into the 
p-side leaving behind positively charged donor ions Nd+( ). Consequently, a 
space charge region is formed (negative charge on the p-side and positive 
charge on the n-side), creating thereby an electric field E, and, hence, a poten-
tial difference as shown in Figure 2.15. The direction of the field (n-region to 
p-region) is such that it opposes further diffusion of carriers so that, in ther-
mal equilibrium, the net flow of carriers is zero; that is, an electric field is set 
up, which tends to pull electrons and holes back to the original positions. The 
internal potential difference between the two sides of the junction is called 
the built-in potential or barrier height, fbi. The space charge region on two sides 
of the metallurgical junction is often called the depletion region, because the 
region is depleted of the free carriers.
Figure  2.16a shows the energy-band diagram of a p-type silicon and 
n-type silicon physically separated from each other. As discussed in Section 
2.2.4, the Fermi level for an n-type silicon lies close to its CB, and for a p-type 
silicon lies close to its VB. Also, as we will show later, the Fermi level of a 
semiconductor is flat, that is, spatially constant, when there is no current 








Formation of built-in electric field due to the space charges left behind by mobile carriers after 
diffusion from the high- to the low-concentration region on either side of the junction. 
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together to form a pn-junction, the Fermi level must remain flat across the 
entire structure if there is no current flow in and across the junction. This 
causes the energy band bending, as shown in Figure 2.16b. The potential 
difference between the corresponding energy bands on the p- and n-sides 
is called the built-in potential, fbi, of the pn-junction as shown in Figure 2.16b.
2.3.2 Built-In Potential
In pn-junctions at equilibrium, the diffusion of carriers is balanced by the 
drift of carriers by the built-in electric field. To facilitate the description of 
both the n-side and the p-side of a pn-junction simultaneously, when nec-
essary for clarity, we will distinguish the parameters on the n-side from 
the corresponding ones on the p-side by adding a subscript n to the sym-
bols associated with the parameters on the n-side, and subscript p to the 
symbols associated with the parameters on the p-side. For example, Efp and 
Efn denote the Fermi level, respectively, on the p-side and n-side. Similarly, 
nn and pn denote the electron concentration and hole concentration, respec-
tively, on the n-side, and np and pp denote the electron concentration and 
hole concentration, respectively, on the p-side. Thus, nn and pp specify the 
majority carrier concentrations, while np and pn specify the minority carrier 
concentrations.
Consider the n-side of a pn-junction at thermal equilibrium. If the n-side is 
nondegenerately doped to a concentration of Nd, then the separation between 
its Fermi level, which is flat across the junction, and its intrinsic Fermi level 



















Energy band diagram of a pn-junction at equilibrium: (a) isolated n- and p-regions and (b) p-n 
regions are in contact to form a pn-junction. 


























































nno and ppo represent the equilibrium concentrations in the n-type and 
p-type semiconductors, respectively
Since at equilibrium, Ef is a constant across the pn-junction, that is, Efp = Efn, 
therefore, the built-in potential across the pn-junction is given by














From pn-product equation, n p n n pno no i po po= =2 , therefore, Equation 2.83 can 
also be written as























ln ln2 2  (2.84)
























ln ln  (2.85)
Thus, fbi given by Equation 2.84 or 2.85 exists across a pn-junction without an 
applied bias at thermal equilibrium to counteract diffusion. The typical value 
of fbi is in between 0.5 and 0.9 V for silicon junctions and is strongly depen-
dent on temperature due to dependence on ni. And, fbi across a pn-junction 
increases as Nd or Na increases.
2.3.3 Step Junctions
The analysis of pn-junction is much simpler if the junction is assumed to 
be abrupt, that is, the doping impurities are assumed to change abruptly 
from p-type on one side to n-type on the other side of the junction. The 
abrupt junction approximation is reasonable for modern VLSI (very-large-
scale-integrated) devices, where the use of ion implantation for doping 
the junctions, followed by low thermal cycle diffusion and/or annealing, 
resulting in junctions that are fairly abrupt. Besides, the abrupt-junction 
approximation often leads to closed-form solutions for easier understand-
ing of device physics.
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2.3.3.1 Junction Potential and Electric Field
The analysis of an abrupt junction becomes even simpler in the depletion 
approximation in which the pn-junction is approximated by three regions 
as illustrated in Figure 2.17. Both the bulk p-region, that is, the region with 
x < –xp, and the bulk n-region, that is, the region with x > xn, are assumed 
to be charge neutral, while the transition region, that is, the region with 
–xp < x < xn, is assumed to be depleted of mobile electrons and holes. The 
width Wd of the depletion region can be obtained by solving Poisson’s equa-














= − −  + −[ ]{ }( ) ( ) ( ) ( )  (2.86)
Let us assume that the free carrier concentrations n and p are negligibly 
small compared to the fixed ionized impurities N Na a− ≅  and N Nd d
+ ≅  over 
the entire region defined by the depletion width bounded by -xp and xn, that 
is, Nd >> nn or pn and Na >> pp or np as shown in Figure 2.17. This assumption 
is often referred to as the depletion approximation. It is often used during the 
development of analytical device models.
For the simplicity of modeling, we will assume that all the donors and 
acceptors within the depletion region are ionized, and that the junction is 
abrupt and not compensated; that is, there are no donor impurities on the 









































for −xp < x < 0
for  0 < x < xn






The pn-junction charge condition under depletion approximation in three different regions: the 
equilibrium depletion region is bounded by −xp and xn on the p-region and n-regions, respec-
tively; the depletion region is assumed to be free of mobile carriers with ρ = 0. 
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Integrating Equation 2.87 from x = –xp to at any point x < 0 and Equation 
2.88 from x > 0 to x = xn using the boundary condition df/dx = 0 at x = –xp 
and x = xn, we get the electric field distribution in the depletion region. 
Thus, assuming a step pn-junction so that Na and Nd are uniform in p- and 
n-regions, respectively, and depletion approximation the electric field, E(x) 




x x x xa
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p p( ) = − −( ) < <
ε0




x x x xd
si
n n( ) = − −( ) < <
ε0
0for  (2.90)
Since the electric field must be continuous at x = 0, we get from Equations 

















 qN x qN xa p d n=  (2.92)
which gives the distribution of charge on either side of the junction and 
shows that the negative charge on the p-side exactly equals the positive 
charge on the n-side. Equation 2.92 also shows that the width of the deple-
tion region on each side of the junction varies inversely with the dopant con-
centration; the higher the doping concentration, the narrower the depletion 
region. Equations 2.89 and 2.90 also show that E varies linearly between 0 
and Emax as shown in Figure 2.17.
Let fm is the total potential drop across the pn-junction; that is, 
φ φ φm n px x= ( ) − ( ) . Then the total potential drop can be obtained by integrat-







max n p max
d
d x E x dx















Wd = (xn + xp) is the total width of the depletion layer
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It can be seen from Equation 2.93 that fm is equal to the area under the E(x) 
versus x plot, that is, Figure 2.18. Eliminating Emax from Equations 2.91 and 








+( )2 0ε φ  (2.94)
In order to derive expressions for xp and xn, we integrate Equations 2.89 and 
2.90 once again. Remembering that E = –df/dx, and the potential difference 





































Depletion approximation of a pn-junction: the equilibrium distribution of charge, ρ; electric 
field, E; and electrostatic potential, f within the depletion region. 
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2 1 10ε φ  (2.97)
Note that Equation 2.97 shows that Wd strongly depends on the doping on 
the lightly doped side and particularly Wd is inversely proportional to the 
square root of the doping concentration on the lightly doped side. The value 
of Wd given above is at thermal equilibrium without any external voltage 
applied to the pn-junction.
From Equations 2.91 and 2.92, the charge per unit area on either side of the 
depletion region is
 Q qN x qN x E Kd d p d n max si= = = ε0  (2.98)














Equation 2.99 shows that the depletion capacitance of a pn-junction is equiva-
lent to a parallel-plate capacitor of separation Wd and dielectric constant Ksi. 
Physically, this is due to the fact that only the mobile charge at the edges of 
the depletion layer, but not the space charge within the depletion region, 
responds to changes of the applied voltage.
2.3.4 pn-Junctions under External Bias
An externally applied voltage, Vd across a pn-junction has the effect of shift-
ing the Fermi level of the bulk neutral n-region relative to that of the bulk 
neutral p-region. That is, the total potential drop is the sum of the built-in 
potential and the externally applied potential:
 φ φm bi dV= ±  (2.100)
where:
“+” sign is for the case where the junction is reverse biased and fm > fbi 
the “–” sign is for the case where the junction is forward biased and 
fm < fbi
Thus, when the pn-junction is in a nonequilibrium condition, with voltage 
Vd applied to it, then, as stated earlier, the potential barrier height becomes 
(fbi – Vd), so that the depletion width as a function of voltage becomes














2 1 10ε φ.  (2.101)
This shows that a forward bias Vd (≡ Vf) will result in a decrease in the deple-
tion width due to the decrease in the barrier height, while a reverse bias –Vd 
(≡ Vr) will result in an increase in the depletion width due to a higher barrier 
height as shown in Figure 2.19.
Using Equation 2.95 for xp or 2.96 for xn in Equation 2.91, the maximum 















Equation 2.102 shows that the higher the reverse voltage (e.g., –Vd), the higher 
is the electric field across the pn-junction.
2.3.4.1 One-Sided Step Junctions
If the impurity concentration on one side of a pn-junction is much higher 






















The pn-junction in equilibrium and under external bias: (a) equilibrium, (b) forward bias, and 
(c) reverse bias. 
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the depletion region extends almost totally into the lighter doped side. For 
example, in the case of an n+ p junction (Nd >> Na and xn << xp), the depletion 
width Wd is almost entirely in the p-side. Thus, from Equation 2.101, we can 







bi d= ±( )2 0ε φ.  (2.103)
where:
Nb = Na for n+ p junction
Nb = Nd for p+ n junction
A more accurate result for the depletion width can be obtained by considering 
the majority carrier distribution tails or spillover (electrons in the n-side and 
holes in the p-side by Debye length, Ld) as shown by dashed lines in Figure 2.20. 
Each contributes a correction factor vkT to fbi. Thus, the depletion width is still 
given by Equation 2.103 except that fbi is replaced by (fbi – 2vkT) so that, using this 







bi kT d= − ±( )2 20ε φ.  (2.104)
However, Equation 2.103 is accurate to within about 3% for the biases nor-
mally encountered in the VLSI circuits.
2.3.5 pn-Junction Equations
In considering I–V characteristics of a pn-junction, it is much more convenient 








ρ ≅ 0 outside depletion region; ρ ≅ |Na−Nd| within
depletion region; boundary layer spread ≈ 3Ld.
ρ
FIGURE 2.20
Majority carrier spillover (broken lines) outside the depletion region forming a boundary layer 
of about 3Ld at the boundary of the neutral bulk region; Ld is the Debye length defining the 
abruptness of the junction. 
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The quasi-Fermi potentials and the current densities for doped semiconductors 
















































fn and fp are the quasi-Fermi potentials for electrons and holes, respectively
2.3.5.1  Relationship between Minority Carrier 
Density and Junction Voltage
Under forward bias Vd, the barrier to majority carrier flow is reduced. And, 
electrons are injected from n-region to p-region and holes are injected from 
p-region to n-region. The electrons going from n-region to p-region become 
minority carriers in the p-region. Similarly, holes going from p-region to 
n-region become minority carriers in the n-region. Therefore, the minority 
carrier behavior is of fundamental importance to understand the behavior 
of a pn-junction. The minority carriers injected across the barrier will tend to 
recombine if given sufficient time. They will also tend to diffuse away from 
the region of the junction.
In order to calculate diode current in thermal equilibrium, let us consider 
nno and ppo are the equilibrium majority carrier concentrations in the neu-
tral n- and p-regions, respectively; and npo and pno are the equilibrium minor-
ity carrier electron and hole concentrations in the neutral p- and n-regions, 
respectively, as shown in Figure 2.21. Then from carrier statistics discussed in 
Section 2.2.7.2, we have in the neutral n-region






≅ ≅;   
2
 (2.107)
and, in the neutral p-region






≅ ≅;  
2
 (2.108)
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From Equation 2.85, the equilibrium carrier concentrations in a pn-junction 





































































Now, under the applied bias Vd, we replace fbi by (fbi ± Vd); therefore, from 
































np is the nonequilibrium minority electron concentration at the edge of the 
depletion region in the neutral p-region
pn is the nonequilibrium hole concentration at the edge of the depletion 
region in the neutral n-region as shown in Figure 2.21b
p n p n
ppo pponno nno
npo pno npo pno
np pn
Depletion region Depletion region
(a) (b)
FIGURE 2.21
Carrier concentrations at the edge of depletion region: (a) pn-junction at equilibrium where ppo 
and nno are the equilibrium majority carrier hole and electron concentrations in the p-type and 
n-type regions, respectively, whereas npo and pno are the equilibrium minority carrier electron 
and hole concentrations in the p-type and n-type regions, respectively and (b) pn-junction after 
minority carrier np and pn injection in the bulk p-region and n-region, respectively. 
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Let us further assume low-level injection, that is, the injected carrier densities are 
lower than the background concentrations, so that nn = nn0 and pp = pp0. Then 





























In Equation 2.112 np and pn are the injected minority carrier concentrations 
at the edge of the depletion region in the p- and n-regions, respectively. The 
expressions in Equation 2.112 define the minority carrier densities at the edge 
of the space charge region under an applied bias and are the most important 
boundary conditions governing a pn-junction. They relate the minority car-
rier concentrations at the boundaries of the depletion layer to their thermal 
equilibrium values and to the applied voltage across the junction. They apply 
to both a forward-biased (Vd >  0) junction resulting in np >> npo at x = –xp 
and pn >> pno at x = xn, and to a reverse-biased (Vd < 0) junction resulting in 









































Again, for low-level injection in the p-region, ppo = p and np = n; similarly, 














2 exp  (2.114)
Equation 2.114 defines the pn-product of carriers at the depletion edge under 
the applied voltage Vd as shown in Figure 2.21. Thus, the applied bias in a 
pn-junction sets up the following processes as shown in Figure 2.22:
• The injected carriers in the n- and p-regions momentarily set up an 
electric field (from n to p)
• This field draws in majority carriers in each region
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• These majority carriers neutralize the injected carriers and reestab-
lish the charge neutrality
• While this process is going on, the injected minority carriers diffuse 
into the n- and p-regions; that is, recombination process takes place 
over some distance
The distribution of carriers in the n-region of the pn-junction is shown 
in Figure  2.23. The majority carrier concentration shown by broken line 
remains unchanged whereas the minority carrier concentration decays 
exponentially and approaches to the equilibrium concentration in each side 
of the junction.
The injected excess carriers set up a momentary electric field, E, in the 
regions of excess carrier concentration. Then the current due to this drift 
electric field in the n-region is Idrift = qμnnE for majority carrier electrons and 
Idrift = qμppE for minority carrier holes. Since n >> p, the hole drift current is 
negligible in the n-region. Similarly, electron drift current is negligible in the 
neutral p-region. The minority carriers move primarily by diffusion while 








 npo and pno as exp(Vd/vkT)
Related exponentially to





Carriers in a pn-junction under applied bias showing the corresponding dependence on built-
in potential and applied bias.
The injected hole concentration






Nd = nno = 10




Δn(0) = 1012 cm−3







The carrier profile in the n-region of a pn-junction with applied bias; the majority carrier elec-
tron concentration, nno is 1 × 1015 cm−3 and injected carrier concentration is 1 × 1012 cm–3 describ-
ing low-level injection. 
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minority carriers control the current flow in a pn-junction, the current flow in 
pn-junctions can be considered as the diffusion current only. Thus, we see that 
the minority carriers really control the behavior of pn-junctions.
2.3.6 pn-Junctions I–V Characteristics
We discussed in Section 2.3.2 that the drift component of the current 
caused by the electric field in the depletion region is exactly balanced 
out by the diffusion component of the current caused by the electron and 
hole concentration gradient across the junction, resulting in zero current 
flow in the pn-junction device. When an external voltage is applied, this 
current component balance is upset, and current will flow in the diode. 
If carriers are generated by light or some other external means, thermal 
equilibrium is disturbed, and current can also flow in a pn-junction. Here, 
the current flow in a pn-junction as a result of an external applied voltage 
is described.
Let us consider a forward-biased pn-junction. Electrons are injected from 
the n-side into the p-side, and holes are injected from the p-side to n-side. 
If the generation and recombination in the depletion region are negligible, 
then the hole current leaving p-side is the same as the hole current entering 
the n-side. Similarly, the electron current leaving the n-side is equal to the 
electron current entering the p-side. To determine the total current flowing 
in the pn-junction, we need to determine either hole current entering the 
p-side or electron current entering to n-side of the pn-junction.
The starting point for describing I–V characteristics of a pn-junction is the 














Rn and Gn are the electron recombination and generation rates, respectively















where τn is the electron lifetime defined in terms of the excess electron con-
centration n over the thermal equilibrium value no in Equations 2.48 and 2.53 
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Equation 2.118 is the general equation that is solved under appropriate 
boundary conditions to derive an expression for electron current flow across 
a pn-junction under an applied bias.
In order to calculate the diode current, we assume that the injected minor-
ity carriers move away from the depletion region by diffusion only—diffusion 
approximation. We calculate the diode current under the following assumptions:
 1. The step junction profile is applicable
 2. The depletion approximation is valid
 3. Low-level injection is maintained in the bulk
 4. No generation–recombination takes place in the depletion region
 5. There is no voltage drop in the bulk region so that Vd is sustained 
entirely across the depletion region
 6. The width of the bulk p- and n-regions outside the depletion region 
is much longer than the minority carrier diffusion length for holes 
and electrons Lp and Ln, respectively (long-base diode)
With the above simplifying assumptions, the current through a pn-junction 


















exp 1  (2.119)
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Ad is the active area of the pn-junction
Wn and Wp are the width of the neutral n- and p-regions, respectively
Dn and Dp are the minority carrier electron and hole diffusion constants, 
respectively
Ln and Lp are the minority carrier electron and hole diffusion lengths, 
respectively
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Actual diodes may represent intermediate cases, that is, Wn > Lp and Wp < Ln 
and vice versa. In either case, the lightly doped side of the junction largely 
determines the diode current Id in Equation 2.119. Figure 2.24 shows a typical 
I–V characteristics of a pn-junction.
2.3.6.1 Temperature Dependence of pn-Junction Leakage Current
From Equation 2.120 we see that the temperature dependence of the elec-
tron and hole diffusion currents is dominated by the temperature depen-
dence of the parameter ni2 , which is proportional to exp(–Eg/kT) as shown 
in Equation 2.14, where Eg is the bandgap energy. Then substituting for ni(T) 
from Equation 2.14 in Equation 2.120, we can show the temperature depen-
dence of Is with reference to TNOM as
 
























































where exponent 3 is replaced by the parameter XTI. In advance pn-junction 
model for circuit CAD, two parameters XTI and NJ, called temperature expo-
nent coefficient fitting parameters, are used to express Equation 2.121 as
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2.3.6.2 Limitations of pn-Junction Current Equation
The ideal pn-junction current Equation 2.119 accurately describes the device 








Current voltage characteristics of a typical pn-junction; Is is the reverse saturation current; 
an applied voltage of about 0.6  V is required to overcome the built-in voltage and device 
conduction. 
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Equation 2.119 becomes inaccurate over a significant range of device operations 
both in the forward- and reverse-biased modes.
The current voltage characteristics of a forward-biased silicon pn-junction 
diode are shown in Figure 2.25 where the ideal diode current is shown by 
the broken line. Two different regions of nonideal behavior are shown in 
this plot. At a very low value of the forward bias (Vd < 0.3 V), the injected 
carrier densities are relatively small. When these carriers move through the 
depletion region, some of them may be lost by recombination in this region, 
thereby forming a recombination current Irec, which is added to the ideal 
diode diffusion current. The result is a larger total current than that predicted 
by the ideal diode Equation 2.119, particularly in the low current level, and 
violates assumption 4. Thus, Irec dominates in the silicon diode at very low 
current levels and negligibly small at higher current levels.
In deriving Equation 2.119, we have assumed that all the minority carriers 
cross the depletion region. In practice, some recombine through trapping 
centers. Then, using the SRH theory of generation and recombination, it can 
















In Equation 2.123, τrec is the lifetime associated with the recombination of 
excess carriers in the depletion region. τrec is analogous to, but usually greater 
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FIGURE 2.25
Forward characteristics of a real pn-junction: plot shows the deviation of ideal current equation 
at the low- and high-current levels due to generation–recombination and high-level injections, 
respectively. 
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to 2 τ τp n . Thus, the total diode saturation current, Is, is the sum of Equations 
2.120 and 2.123. In general, until Vd reaches a value of about 0.4 V, the neutral 
region diffusion current will be less than Irec.
At high current levels, the injected minority carrier density is comparable 
to the majority carrier concentration (high-level injection), and therefore, 
assumption 3 is invalid. For high-level injection, majority carrier concentra-
tion increases significantly above its equilibrium value, giving rise to an elec-
tric field. Thus, in such cases both drift and diffusion components must be 
considered. The presence of the electric field results in a voltage drop across 
this region and thus reduces the applied voltage across the junction, result-
ing in a lower current than expected. It can be shown that under high-level 














 ( )exp 2 high-level injection  (2.124)
which indicates that high-level current depends on 1/2vkT rather than on 1/vkT as 
shown in Figure 2.25. Thus, depending on the magnitude of the applied forward 



















exp 1  (2.125)
where nE is called the ideality factor and is a measure of the deviation of the 
real and the ideal I–V plots. When recombination current dominates or when 
there is high-level injection nE = 2 and when diffusion current dominates 
nE = 1.
In the case of a reverse-biased pn-junction, Figure 2.26 shows the current 
through the pn-junction where Is is the current due to an ideal pn-junction 
(Equation 2.119). Clearly, the current in a real pn-junction does not saturate 
at −Is as predicted by Equation 2.119. This is because when the pn-junction 
is reverse biased, generation of electron–hole pairs in the depletion region 
takes place, which was neglected in the ideal pn-junction equation. In fact, 
the generation current dominates because carrier concentrations are smaller 
than their thermal equilibrium values. Again, using SRH theory, it can be 










τgen is the generation lifetime of the carriers in the depletion region and is 
approximately equal to 2τp if we assume τp = τn
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Note that while Is is proportional to ni2, Igen is proportional to ni only. Thus, Igen 
will dominate when ni is small as is the case at room and low temperatures. 
Further, since the space charge width Wd increases as the square root of the 
reverse bias (Equation 2.103), the generation current increases with reverse 
bias voltage as shown in Figure 2.26. Thus, taking into account Igen, the total 
reverse current Ir becomes Ir ≡ –Id = –(Is + Igen). This value of Ir agrees well 
with the measured value of reverse current and also it provides proper volt-
age dependence of the reverse current in properly constructed silicon planar 
pn-junctions.
In real pn-junctions there is a third component of leakage current, called 
the surface leakage current Isl. This current can be treated as a special 
case of Igen modeled at the surface where a high concentration of disloca-
tions at the oxide-silicon interface, often referred to as fast surface states, 
provides additional generation centers over those present in the bulk. It is 
very much process dependent and is responsible for large variation in the 
leakage current. Both process-induced and electrically induced defects at 
the surface generally increase the generation rate by an order of magni-
tude compared with the bulk recombination–generation rate. In that case 
Isl dominates over the other components of Ir and is thus responsible for 
higher leakage current for a pn-junction compared to that predicted by 
the sum of Igen and Is. Leakage current is highly temperature dependent 
due to the presence of ni term. Also, note that the generation limited leak-













Reverse characteristics of a real pn-junction; Vbr and Ibr are the breakdown voltage and current, 
respectively; Is is the ideal reverse saturation current; and Igen is the generation current in the 
depletion region. 
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2.3.6.3 Bulk Resistance
At high current levels, bulk resistance and the metal–silicon contact resis-
tance can produce a significant voltage drop (assumption 5), resulting in a 
smaller voltage across the junction and thus a lower current. Usually, the 
bulk resistance and contact resistance are combined into one resistor called 
series resistance rs (Figure 2.27). Thus, if Vd is the applied voltage to the diode 
terminals and V'd is the voltage across the diode junction, resulting in the 
current Id as shown in Figure 2.24, we have
 V V r Id d s d= ′ +  (2.127)
Under the ideal conditions when rs = 0, Vd = V'd, that is related to Id by 
Equations 2.119 or 2.125. Thus, in the presence of the series resistance, I–V 


















exp 1  (2.128)
Rearranging this equation yields
 V n v
I
I









 +ln 1  (2.129)
Clearly, when Id is large, the terminal voltage Vd will increase linearly with Id 
because Idrs increases faster than the logarithmic term.
2.3.6.4 Junction Breakdown Voltage
From Equation 2.126, we observe that the reverse (or leakage) current of a 
pn-junction depends on Wd, and from Equation 2.101 we observe that Wd 
depends on the reverse bias Vd = Vr. Also, we notice from Equation 2.102 that 
the electric field in the depletion region increases with the increase of Vr. 
When the field reaches a certain critical field Ec corresponding to the reverse 







Diode model at high-level current: rs is the diode resistance due to contact and the neutral bulk 
regions. 
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voltage causes a very large increase of current as shown in Figure 2.26 
(region BC). This condition is often called the breakdown condition and is 
a most important consideration in device design. The breakdown occurs 
because carriers, while moving through the depletion region, acquire suf-
ficient energy to create new electron–hole pairs through impact ionization 
[24,25]. The newly generated electron–hole pairs can also acquire sufficient 
energy from the field to create additional electron–hole pairs. Since the elec-
trons and holes travel in opposite directions, the carriers can multiply a few 
times in the depletion region before they reach the electrodes. This multi-
plicative process results in an avalanche effect. The resulting breakdown 
















At the breakdown condition, Emax = Ec and Vr = Vbr; since Vbr >> fbi, we can 
safely neglect fbi in Equation 2.130 to obtain the expression for breakdown 

















Equation 2.131 shows that any increase in the doping, either of n- or p-region, 
results in a decrease in the breakdown voltage Vbr. Further, it shows that 
Vbr is controlled by the concentration Nb of the lightly doped region and is 
proportional to 1/Nb. In a pn-junction, Vbr generally varies as N–2/3 [13]. For 
moderately doped silicon (1 × 1014 to 1 × 1016 cm–3), the value of the critical 
field is Ec ~ 4 × 105 V cm–1 and for a first approximation Vbr is independent 
of doping [26].
If the pn-junction is heavily doped (concentration >1 × 1018 cm–3) on both 
sides, the depletion layer is very narrow. Carriers cannot gain enough 
energy within the depletion region so that avalanche breakdown is not 
possible. However, in the depletion region, the electric field is high; Emax 
can be close to 1  ×  106  V cm–1. In such a  heavily doped p+  n+  junction 
under reverse bias, electrons at the VB of the p+ side tunnel through the 
forbidden gap into the CB of the n+  side. This tunneling process can be 
approximated by a particle penetrating a triangular potential barrier, with 
a height higher than its energy by the semiconductor bandgap Eg. This 
tunneling process contributes to the current resulting in breakdown of the 
junction. This mechanism of breakdown is called the Zener breakdown. In 
the source-drain pn-junction of a MOSFET, the avalanche breakdown dom-
inates [27,28].
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2.3.7 pn-Junction Dynamic Behavior
Besides electrostatic behavior, pn-junctions are often subject to varying 
 voltages. In such dynamic operations, charges in the pn-junction vary, result-
ing in an additional current not predicted by the DC current (Equation 2.119). 
There are two types of stored charge in a pn-junction: (1) the charge Qdep due 
to the depletion or space-charge region on each side of the junction and (2) 
the charge Qdif due to minority carrier injection. Remember that it is these 
injected (excess) mobile carriers that generate current Id and also represent a 
stored charge Qdif in a pn-junction. The latter is given by the area between the 
curve representing pn (or np) and the steady state level pno (or npo) as shown in 
Figure 2.23. These two types of stored charges result in two types of capaci-
tances: the junction capacitance Cj due to Qdep and the diffusion capacitance 
due to Qdif, as discussed in Sections 2.3.7.1 and 2.3.7.2, respectively.
2.3.7.1 Junction Capacitance
In a pn-junction, a small change in the applied voltage causes an incremental 
change in the depletion region charge Qdep due to the corresponding change 
in the depletion width. If the applied voltage is returned to its original value, 
carriers flow in such a direction that the previous increment of charge is 
neutralized. The response of the pn-junction to the incremental voltage thus 
results in a generation of an effective capacitance Cj referred to as the transi-
tion capacitance, junction capacitance, or depletion layer capacitance. Recalling 
the definition of capacitance per unit area in terms of an incremental charge 





















= =  (2.133)
Then using Equation 2.95 or 2.96, the pn-junction capacitance per unit area 
























Equation 2.134 is the expression for the diode capacitance for a step profile 
in terms of the physical parameters of the device. Remember that Equation 
2.134 is valid for Vd < fbi, that is, for reverse bias only. Comparing Equations 
2.134 and 2.101, it is easy to see that







= ε0  (2.135)
Equation 2.135 states that the junction capacitance is equivalent to that of 
a parallel plate capacitor with silicon as the dielectric and separated by a 
distance Wd, the depletion width. Though the derivation of Equation 2.134 
is based on a step profile, it can be shown that the relationship is valid for any 
arbitrary doping profile.
It should be pointed out that although the pn-junction capacitance can be 
calculated using the parallel plate capacitor formula, there are differences 
between the two types of capacitors. While true parallel plate capacitance is 
independent of applied voltage, pn-junction capacitance given by Equation 
2.134 becomes voltage dependent through Wd. Therefore, the total charge 
in a pn-junction cannot be obtained by simply multiplying the capacitance 
by the applied voltage, although a small variation in the charge can still 
be obtained by multiplying a small variation in the voltage by the instan-
taneous capacitance value. Another difference is that, in a pn-junction, the 
dipoles in the transition region have their positive charge in the n-side 
depletion region and negative charge in the p-side depletion region, while in 
a parallel plate capacitor the separation between the charges in the dipoles 
is much less and the dipoles are distributed homogenously throughout the 
dielectric.















For the circuit CAD, it is more convenient to express capacitance in terms of 
model parameters. If Cj0 is the junction capacitance at equilibrium, that is, at 























Then using Equation 2.137 in Equation 2.134, the junction capacitance for a 












In IC pn-junctions, the doping profile is neither abrupt nor linearly graded as 
assumed in the derivation for Cj, and therefore, to calculate the capacitance 
for real devices, we replace the one-half power in Equation 2.138 by mj, called 
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the junction grading coefficient, resulting in the following generalized equa-













For IC pn-junctions, mj ranges between 0.2 and 0.6. Figure 2.28 shows a plot 
of the junction capacitance Cj as a function of junction voltage Vd. Note that 
the capacitance Cj decreases as the reverse-biased |Vd| increases (Vd is 
negative). When the diode is forward biased (Vd is positive), the capac-
itance Cj increases and becomes infinite at Vd = fbi as shown in Figure 2.28 
(Curve 1). This is because Equation 2.139 no longer applies due to the deple-
tion approximation becoming invalid. A more exact analysis of the Cj as 
a function of the behavior of the forward bias Vd is shown by Curve  2. 
However, in SPICE a straight line is used instead of Curve 2 in Figure 2.28. In 
this case, we define a parameter Fc, 0 < Fc < 1, such that when the pn-junction 
is forward biased and Vd ≥ Fcfbi, the following equation for Cj is used. By 




φ  at Vd = Fc.fbi, we can show
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FIGURE 2.28
Junction capacitance of a typical pn-junction obtained by using the expressions in Equation 2.141; 
curve 1 represents Equation 2.138 for Vd < fbi and curve 2 is obtained by analytical expression to 
ensure convergence in circuit simulation during forward biasing a pn-junction. 
76 Compact Models for Integrated Circuit Design








































;        














 FC m V FCj d bi; φ
 (2.141)
2.3.7.2 Diffusion Capacitance
The diffusion capacitance Cdif is associated with the rearrangement of the 
excess minority carriers in response to an incremental change in the applied 
forward voltage. The variation in the stored charge Qdif, associated with the 
excess minority carrier injection in the bulk region under forward bias, is mod-
eled by the capacitance Cdif. The capacitance Cdif is called the diffusion capaci-
tance, because the minority carriers move across the bulk region by diffusion; 






1 τ  (2.142)
For a short base diode, τp is replaced by τt, the transit time of the pn-junction. 
For the case of a long base diode the transit time is the excess minority car-




















where we have used Equation 2.119 for Id. A more accurate derivation shows 
that the value of Cdif is half of the value in Equation 2.143.
EXAMPLE:
Let us compare the magnitude of the two capacitances for a forward 
bias of 0.3 V; assume we have an n+ p diode with Na = 1 × 1015 cm–3 and 
Nd = 1 × 1019 cm–3; then Equation 2.84 gives fbi = 0.814 V. For a forward 
bias of 0.3 V, Equation 2.101 gives Wd = 8.15 × 10–5 cm and Equation 2.134 
gives Cj = 1.27 × 10–8 F cm–2.
Again, assuming τt = 1 × 10–7 sec, and Is = 4 × 10–12 A for a junction area of 
20 × 20 μm2 gives Cdif = 4 × 10–7 F cm–2, which is much larger than Cj. 
It should be noted that under forward bias, Cdif increases much faster with 
increasing Vd (=Vf), due to the exponential dependence on Vd, as compared 
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to Cj. However, under reverse bias, Cj decreases much more slowly with 
increasing Vd (=–Vr), as compared to Cdif. Therefore, Cj is the dominant capaci-
tance for reverse bias and small for forward bias (Vd < fbi/2), while diffusion 
capacitance Cdif is dominant for forward bias (Vd > fbi/2).
2.3.7.3 Small Signal Conductance
In the model discussed in Section 2.3.7.2, referred to as the large-signal model, 
we did not place any restriction on the allowed voltage variation. However, 
in some circuit situations, voltage variations are sufficiently small so that the 
resulting small current variations can be expressed using linear relationships. 
This is the so called small signal behavior of a pn-junction. An example of 
linear relations are the capacitances Cj and Cdif in Equations 2.141 and 2.143, 
respectively, as they represent an overall nonlinear charge storage effect in 
terms of linear circuit elements (capacitors), although we did not label them 
as such.
For small variations about the operating point, which is set by the DC con-
dition, the nonlinear junction current can be linearized so that the incremen-
tal diode current is proportional to the incremental applied bias. This linear 

























 = +( )exp
1
 (2.145)
Thus, Equation 2.145 clearly shows that gd is proportional to the slope of the 
DC characteristics at the operating point. When the diode is forward biased, 
Id is much larger than Is and therefore, gd is proportional to Id. However, when 
the diode is reverse biased, Id  =  –Is and therefore, from Equation 2.145, gd 
becomes zero. But in real diodes, gd ≠ 0 in the reverse bias condition due to 
the fact that the generation current Igen (Equation 2.126) is dominant conduc-
tion mechanism.
2.3.8 Diode Equivalent Circuit for Circuit CAD
The small signal equivalent circuit of a pn-junction is shown in Figure 2.29. 
In Figure 2.29, rs represents the series resistance due to ohmic drop across the 
neutral n- and p-regions; Cj is junction capacitance; Cd is the diffusion capaci-
tance due to the minority carrier diffusion through the neutral regions; and 
gd is the small signal conductance of the pn-junctions.
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2.4 Summary
This chapter presented a brief overview of the basic semiconductor phys-
ics and basic theory of extrinsic semiconductors forming pn-junctions. 
First of all, the basic properties of intrinsic semiconductor materials 
including bond and band structures, intrinsic carrier concentration, and 
energy levels are discussed. Then the behavior of extrinsic semicon-
ductors, carrier  statistics of electrons and holes, carrier transport, and 
transport equations are discussed. After the discussion of p-type and 
n-type semiconductors, the basic properties of n- and p-type semicon-
ductors forming pn- junctions are described. Then the basic theory of pn-
junctions,   current transport,  and dynamic characteristics are discussed. 
Finally, a basic equivalent circuit model of pn- junction for circuit CAD is 
presented.
Physical Constants
Constants Symbol Magnitude Units
Electronic charge q 1.602 × 10–19 C
Free-electron mass m 9.11 × 10–28 g
Boltzmann’s constant k 1.38 × 10–23 J K–1
8.62 × 10–5 eV K–1
Planck’s constant h 6.25 × 10–34 J s
Permittivity of free space ε0 8.854 × 10–14 F cm–1
Thermal voltage at 300 K kT/q = vkT 0.02586 V





An equivalent circuit for a pn-junction showing the relevant circuit elements: rs is the series 
resistance of the neutral n- and p-regions; Cj is junction capacitance; Cd is the diffusion capaci-
tance; and gd is the small-signal conductance. 
79Review of Basic Device Physics
Exercises
2.1 Experimental results show that the bandgap energy (Eg) in silicon 
decreases with temperature (T). The Eg versus T behavior is modeled 
by an empirical relation in circuit CAD given by







7 02 10 4 2x
1108 T
eV  (E2.1)
 Here, T is in Kelvin.
 a. Compute and plot Eg for 0 ≤ T ≤ 600 K.
 b. From the plot extract Eg(T = 300 K).
 c. Eg versus T is also modeled by polynomial equations given below:
 E T Tg( ) . .= − −1 206 2 73 10 4×    (eV)  (E2.2)
 and
 E T Tg( ) .= − −1 16 3 10 4×    (eV)  (E2.3)
 Calculate Eg (T) using the polynomial equations and plot Eg versus 
T characteristics on the same graph in part (a) (superimpose). From 
the plots, show the range of temperature at which the polynomial 
equations are valid. Extract the values of Eg(T = 300° K) from the poly-
nomial equations and compare with that in part (a).
2.2 Use Equation E2.1 to compute and plot ni versus T for 0 ≤ T ≤ 600 K 
from the following equation:












16 3 2  (E2.4)
 From the plot, extract ni at T = 300° K and compare your results with 
that obtained for silicon.
2.3 A p-type semiconductor is doped with Na = 1 × 1016 cm–3 and has the 
minority carrier lifetime = 10 μsec.
 a. Calculate the steady state electron and hole concentrations under 
light that creates 1018 cm–3 sec–1 electron–hole pairs.
 b. Calculate and sketch the position of equilibrium Fermi level Ef 
relative to Ei.
 c. Calculate and sketch the position of quasi-Fermi levels Efn and Efp 
relative to Ei.
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 d. Compare the position of equilibrium Fermi level in part (b) with 
that of the steady state quasi-Fermi levels under the light in part 
(c). What are the similarities and differences? Explain.
 e. Calculate and compare the pn-products under the equilibrium 
and nonequilibrium conditions at room temperature.
2.4  Consider an abrupt n+ p-junction with Nd = 1020 cm–3, Na = 1 × 1016 cm–3, 
and area = 20 × 20 μm2:
 a. Calculate the built-in potential (fbi) and zero-bias capacitance (Cj0).
 b. Calculate the junction capacitance for an applied bias V = –5 V.
2.5 An IC resistor is shown in Figure  E2.1. The doping concentra-
tions for the n- and p-type regions are Nd  =  2.5  ×  1016  cm–3 and 
Na = 2.5 × 1015 cm–3, respectively. The junction depth Xj = 0.4 μm, the 
width of the n-type region W = 2.5 μm, and its length is L = 20 μm. 
The contact regions are each 3W × 3W in area as shown in Figure E2.1.
 a. Calculate the depletion width into the n- and p-sides of the 
 pn-junction at Vd = 0.
 b. Calculate the sheet resistance of the n-type region. Assume that 
the depletion region does not contribute to resistivity.
 c. Calculate and sketch the position of quasi-Fermi levels Efn and Efp 
relative to Ei.
 d. Calculate the maximum electric field at the pn-junction.
 e. Assuming the DC voltage Vd = 0, calculate the depletion capaci-
tance Cd in fF between the n-region and the p-type substrate.
 f. Compute and plot Cj–V characteristics for applied bias range 
–2.0  V to fbi of the pn-junction for the doping gradient factor 
m = 0.3, 0.4, and 0.5. Explain your results.
 g. Use series expansion to show that the expression in Equation 
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 h. Compute and plot Cj–V characteristics for –1.2  V  ≤  Vd  ≤  1.2 V 
using Equation 2.141 for Vd  ≤  FC.fbi and Vd  ≥  FC.fbi. Consider 
m = 0.36. State any assumptions you make including the fitting 
parameter FC. Explain your results.
2.6 In the derivation of the forward I–V characteristic of a pn-junction, 
we assumed quasi-equilibrium; that is, we assumed that we could sim-
ply subtract Vd as a small perturbation on the equilibrium situation. 
We will examine the validity of this assumption in this problem. 
Consider the diode shown in Figure E2.2 (the contacts are remote).
 a. Assuming Dn = 25 cm2 sec–1, Dp = 10 cm2 sec–1, and Ln = Lp = 10 μm, 
calculate the current that flows across the junction at an applied 
forward bias of 0.4 V.
 b. With Vd = 0, electrons and holes will flow across the junction due 
to drift and diffusion, such that the currents due to drift and dif-
fusion exactly cancel each other (I = 0). Estimate the hole diffusion 
current that would flow if there were no electric field to stop it.
 c. What do your answer in part (a) and (b) tell you about the validity 












The metal-oxide-semiconductor (MOS) structure, commonly referred to as 
the MOS capacitor, is a two-terminal device with one electrode connected 
to the metal and the other electrode connected to the semiconductor, form-
ing a voltage-dependent capacitor. The acronym MOS is used even if the top 
electrode is not a metal and the insulator is not an oxide. An MOS capaci-
tor is a very useful device both for evaluating the MOS integrated circuit 
(IC)–fabrication process and for predicting the MOS transistor performance. 
Therefore, MOS capacitors are included in the test chip for IC process and 
device characterization.
The MOS capacitor systems have been the subject of numerous investiga-
tions and the detailed description of the early development can be found in 
the literature [1]. The major objective of this chapter is to build the foundation 
for the development of MOS transistor theory and models that will be used 
in Chapters 4, 5, and 9. In order to achieve our objective, we first discuss the 
behavior of an MOS capacitor system and then develop the charge-voltage 
(Q–V) and capacitance-voltage (C–V) relationships, which will be used later 
in the development of MOS transistor model.
3.2 MOS Capacitor at Equilibrium
In order to describe the basic performance of MOS capacitor system, let us 
consider the two-dimensional (2D) cross section of an ideal MOS capaci-
tor shown in Figure  3.1. The structure includes a p- or n-type semicon-
ductor substrate such as silicon, a dielectric layer such as silicon dioxide 
(SiO2), a metal or polysilicon gate, a gate electrode (G), and a body (back or 
bulk) electrode (B) for operating the MOS capacitor system at the intended 
applied bias Vg and Vb. Typically, the SiO2 layer is thermally grown on sili-
con substrate with a typical thickness between 10 and 100  nm. The gate 
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metal or degenerately doped polysilicon or a combination of polysilicon 
and silicide (e.g., TiSi2, CoSi2) is formed on the top of the gate dielectric by 
masking, photolithography, and annealing processes. The body electrode 
is obtained by deposited metal to achieve an ohmic contact. If the substrate 
conducts sufficiently to support the displacement currents, the structure in 
Figure 3.1 forms a parallel-plate capacitor with G as one electrode, B as the 
second electrode, and SiO2 as the dielectric. This is referred to as the MOS 
capacitor system. This system is in thermal equilibrium with applied DC 
bias, and if the change in voltage is sufficiently slow, it is approximated to 
be a constant. Thus, from the parallel-plate capacitance formulation, we 
can write the oxide  capacitance ( Cox ) per unit area between the metal and 







= ε0  (3.1)
where:
ε0 is the permittivity of free space or vacuum
Kox is the dielectric constant of oxide
Tox is the gate oxide thickness
In order to study the behavior of MOS capacitor system, let us consider 
the metal, oxide, and semiconductor (p-type silicon) as three separate 
materials, that is, materials before brought into contact. The energy band 
diagram of each material is shown separately in Figure 3.2. In Figure 3.2, 
E0 denotes a convenient reference potential energy level, which is the vac-
uum or free electron energy level. In reality, E0 is the level at which the 
Coulombic potential of an isolated positive charge becomes zero. It is to 
be noted that the reported value of bandgap energy for SiO2 layer is in the 
range of 8.0–9.0 eV [1–3]. In Figure 3.2, we have used 8.0 eV as the bandgap 
energy for SiO2 to discuss the behavior of MOS capacitor. The other char-
acteristic parameters of the three materials in Figure 3.2 are defined in the 
next subsection.









2D cross section of an ideal MOS capacitor structure fabricated on a uniformly doped p-type 
substrate with doping concentration, Na; here G and B denote the gate and body electrodes for 
applied biases to the gate and substrate, respectively.
85Metal-Oxide-Semiconductor System
3.2.1 Work Function
Figure 3.2 shows the energy band diagrams of the metal, oxide, and semi-
conductor materials relative to vacuum level, E0. In Figure 3.2a, Φm is defined 
as the metal work function in units of volts or (qΦm) in units of energy. Φm 
is the energy required to take an electron across the surface energy barrier 
of metal at the Fermi level Efm to E0. However, for a metal, the Fermi level 
Efm is at Ec. Thus, Φm is the energy difference between E0 and Efm, that is 
q E Em fmΦ = −( )0 . For pure metals without impurities and contamination, the 
value of Φm depends only on the charge distribution of the atomic core or the 
type of atom involved. For aluminum metal shown in Figure 3.2a, the value 
of Φm = 4 10. V.
In semiconductors and insulators, the height of the surface energy barrier is 
defined by electron affinity, χs and χox as shown in Figure 3.2c and b, respec-
tively. As shown in Figure 3.2b and c, χ is the energy difference between the 
vacuum level E0 and the bottom of the conduction band edge Ec at the sur-
face, and for a semiconductor material, q E Es cχ = −( )0 . And, χ defines the basic 
property of a material independent of the presence of impurities or imperfec-
tions and only varies from one atomic type to another or is changed by alloy 
composition. Unlike metals, the Fermi level, Ef, is not a constant in semicon-
ductors and depends on the doping concentration of impurities. Since the 
work function is the energy required to take an electron from Ef to E0, the 
electron affinity χs is used to define the work function Φs in semiconductors. 
Thus, for a p-type semiconductor, the work function is given by
E0
Efm
qΦm = 4.1 eV
qΦs = 4.9 eV
qΦB














Eg ≈ 8 eV
qχox = 0.95 eV
FIGURE 3.2
The energy band diagram of three separate materials that form an MOS  capacitor system: (a) 
aluminum, (b) thermally grown SiO2, and (c) p-type silicon substrate with Na = 1 × 1015 cm–3; here, 
E0 = vacuum energy level (reference energy), Ec = bottom edge of  conduction band, Ev = top-
edge of valence band, Ef = Fermi level, Eg = forbidden energy (energy gap), Ei = Intrinsic energy 
level, Efm = Ec = Fermi level in metal; Φm = metal work function, χs = electron affinity in silicon,χox = electron affinity in oxide, Φs = semiconductor work function, and q = electronic charge. 





BpΦ = + + ( )χ φ
2
-type semiconductor  (3.2)
where:
Eg is the bandgap energy
fBp is the bulk or Fermi potential for a p-type semiconductor





BnΦ = + − ( )χ φ
2
-type semiconductor  (3.3)
where:
fBn is the bulk or Fermi potential for an n-type semiconductor
If the doping concentration for both the n-type and p-type semiconductors is 














v kT qkT =( )/  is the thermal voltage at the ambient temperature T
ni is the intrinsic carrier concentration
In vkT, the parameters k and q represent the Boltzmann constant and  electronic 
charge, respectively. In order to calculate the value of the semiconductor 
work function, Φs, the magnitude of fB is calculated from Equation 3.4 as 
shown in the following example.
Let us consider a p-type silicon with Nb = Na = 1 × 1015 cm–3 at room tempera-
ture 300 K so that vkT ≅ 0.0259 V. Then using ni = 1.45 × 1010 cm–3, we can show 
from Equation 3.4 that the value of fB ≅ 0.29 V. Now, considering q sχ = 4 05. eV 
and Eg = 1.12 eV for silicon, we get from Equation 3.2, qΦsp ≡ qΦs ≅ 4.90 eV. For 
aluminum, qΦm = 4.1 eV; therefore, for a p-type silicon, Φm < Φs, that is, the 
energy required to free an electron from the p-type silicon is higher than the 
energy required to free an electron from aluminum.
In order to calculate Φs for polysilicon gate, it is assumed that the polysili-
con is degenerately doped so that the Fermi energy lies at the band edges, 
that is, Ef is at Ec for an n-type polysilicon and Ef is at Ev for a p-type poly-
silicon. For nanoscale CMOS (complementary metal-oxide-semiconductor) 
technology, work function engineering is used to achieve the target value 
of metal gate work function [4]. The work functions of commonly used gate 
material for IC technology are shown in Table 3.1 [5,6].
Now, let us consider the energy bands of three materials shown in 
Figure 3.2a–c are brought in contact to form an MOS capacitor system. It can be 
shown that when different materials are in contact with each other, the work 
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function between the two ends of the composite system of materials depends 
only on the first and the last materials [7]. Thus, for an MOS system, the work 
function difference between the metal and the semiconductor defines the 
behavior of the system. The work function difference between two materials 
in contact can be visualized as the contact potential between them. For an 
MOS capacitor system, the work function difference between the metal and 
semiconductor (Φm–Φs) causes distortion in the band structure of the system 
as shown in Figure 3.3a. This is because when three materials are in contact, Ef 
is constant at equilibrium and E0 is continuous; holes flow from p-type semi-
conductor to metal and electrons flow from metal to p-type semiconductor on 
contact until a potential is built up to counterbalance the difference in work 
function. However, the currents through SiO2 are very small. Thus, there is a 
variation in electrostatic potential from one region to another, causing band 
TABLE 3.1
Work Function of Different Materials Used as Gate Materials





n-type degenerately doped polysilicon 4.05























Aluminum p-Silicon OxideAluminum p-Silicon
FIGURE 3.3
MOS capacitor system at applied gate voltage, Vg = 0, showing (a) band bending at the surface 
due to Φms between aluminum metal and p-type semiconductor and (b) flat band condition for 
structure shown in (a); oxide is assumed to be free of any charges. 
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bending in the oxide and silicon. Since metal is an equipotential region, there 
is no band bending in metal.
For p-type silicon and aluminum metal MOS capacitor (Al-SiO2-Si) system,
Φ Φm s< , therefore, energy bands bend downward in the oxide and silicon near 
the surface as shown in Figure 3.3a. And, there is an abrupt transition in Ec and 
Ev levels at the material interfaces. The metal and semiconductor work function 
difference (Φm–Φs) causes a potential drop in oxide and near the silicon surface 
due to band bending. A typical potential drop in oxide is about 0.4 V. This poten-
tial drop depends on the doping level in silicon and can be supported since no 
current flows through oxide. The values shown in Figure 3.3a for the band bend-
ing in the oxide and silicon are obtained by assuming that the oxide is an ideal 
insulator without any charges. We can compensate for this band bending by 
applying an external voltage Vfb = (Φm–Φs), which caused the band bending in 
the first place. Vfb is referred to as the flat band voltage and the band structure for 
an MOS capacitor at flat band condition is shown in Figure 3.3b.
Thus, the condition for flat band voltage at the Si/SiO2 interface is given by
 Vfb m s ms= − ≡Φ Φ Φ  (3.5)
where:
Φms is the work function difference between the gate electrode and bulk 
silicon (in units of volts)
Then for an Al-SiO2-pSi system,
 q q q q q
E
qms m sp m s
g








Considering the values shown in Figure 3.2a–c, we get
 Φms B p= − +( )0 51. φ for type silicon-  (3.7)
Since φB ≅ 0 29. V for substrate concentration Nb = 1 × 1015 cm–3; therefore, Φms 
is a negative number. Similarly, for an Al-SiO2-nSi system,
 q q q q q
E
qms m sn m s
g








 Φms B n= − −( )0 51. φ for -type silicon  (3.9)
Equation 3.9 shows that Φms for MOS capacitors with an n-type silicon is also a 
negative number for Nb < 1 × 1018 cm–3. Since in advanced CMOS technologies, 
the channel is undoped or lightly doped, Φms is always negative. This work func-
tion difference causes band bending when the materials are brought in contact.
For degenerately doped polysilicon gate electrode, the band structure for 
an MOS capacitor system is shown in Figure 3.4.
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Thus, with reference to Figure 3.4, Φms for an n+ polysilicon gate on a p-type 
substrate MOS capacitor system is
 q q q
E
q pms s s
g






 = − +( )χ χ φ φ2 0 56. , for -type silicon
 (3.10)
Similarly, it can be shown that Φms for p+ polysilicon gate and n-type sub-
strate MOS capacitor system is
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 = +( )χ χ φ φ2 0 56. , for -type silicon
 (3.11)
Equation 3.10 shows that even for an n+ polysilicon gate with p-type silicon 
MOS capacitor system, Φms is still negative. On the other hand, Equation 3.11 
shows that for a p+ polysilicon gate with n-type substrate, Φms is a positive 
quantity. The value of Φms for polysilicon gate is found to be dependent on 
polysilicon doping concentration and grain structure [8,9].
3.2.2 Oxide Charges
During oxide growth process or subsequent IC fabrication processing steps, 
some impurities or defects are inadvertently incorporated into the oxide. As 
a result, the oxide is contaminated with various types of charges and traps. 
Typically, four different types of charge have been identified in thermally grown 
oxide on a silicon surface as shown in Figure 3.5 [10]. These charges are (1) inter-
face-trapped charge Qit, (2) fixed-oxide charge Qf, (3) oxide-trapped charge Qot, 
and (4) mobile ionic charge Qm. All of these charges are dependent on IC fabri-
cation processing steps. The detailed description of the origin and techniques 
of measurements of different oxide charges are available in the literature [1,11]. 



















MOS capacitor system with degenerately doped n+ polysilicon gate electrode and p-type sili-
con (a) band bending at the surface due work function difference, Φms, (b) flat band condition; 
oxide is assumed to be free of any charges. 
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3.2.2.1 Interface-Trapped Charge
The interface-trapped charge density, Qit, also referred to as the surface states, fast 
states, or interface states, exists at the Si/SiO2 interface as shown in Figure 3.5. It 
is caused by defects at that interface which gives rise to charge traps or electronic 
energy levels with energy states (Es) in the silicon bandgap that can capture or 
emit mobile carriers. These electronic states are due to lattice mismatch at the 
interface, dangling bonds, the adsorption of foreign impurity atoms at the silicon 
surface, and other defects caused by radiation or any bond-breaking process. 
Qit is the most important type of charge because of its wide-ranging and degrad-
ing effect on device characteristics. Under the equilibrium condition, the occu-
pancy of the interface states or traps depends on the position of the Fermi level.
Typically, the interface trap levels with density, Dit (traps cm–2 eV–1), are distrib-
uted over energies within the silicon energy gap [1–3,5]. Dit varies significantly 
from process to process and is dependent on crystal orientation. In thermally 
grown SiO2 on silicon, the most of the interface-trapped charge is neutralized 
by low temperature (≤500°C) hydrogen annealing. Dit correlates with the den-
sity of available bonds at the surface. Therefore, in <100> orientation with lower 
density of silicon atoms (available bonds) at the surface, Dit is about an order of 
magnitude lower than that in <111> oriented silicon with higher available bonds 
at the surface. The value of Dit at mid-gap for <100> oriented silicon in modern 
MOS VLSI (very-large-scale-integrated) process can be as low as 5 × 109 cm–2 
eV–1. Higher values of Dit cause instabilities in the MOS transistor behavior.
3.2.2.2 Fixed-Oxide Charge
The fixed charge density, Qf, is the immobile charge always present and 















Types and location of the charges associated with thermally grown SiO2 on silicon. 
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(SiOx) at the boundary between the silicon and SiOx layer as shown in 
Figure 3.5. Generally, Qf is positive and appears to arise from incomplete 
silicon-to-silicon bonds and depends on the oxidation ambient, tempera-
ture and annealing conditions, and silicon orientation. Since the density of 
atoms at the surface of a silicon crystal depends on the crystal orientation, 
Qf is higher in <111> silicon than in <100> wafers. However, it is indepen-
dent of the doping type and concentration in the silicon, oxide thickness, 
and oxidation time. Qf can be minimized by annealing the oxide in an inert 
ambient, such as Argon at a temperature in excess of 900°C. A typical value of 
Qf for a carefully treated Si/SiO2 system is about 1 × 1010 cm–2 for the <100> 
surface. Because of the low values of Qit and Qf, the <100> orientation is 
preferred for silicon MOSFETs (metal-oxide-semiconductor field-effect 
transistors).
3.2.2.3 Oxide-Trapped Charge
The oxide-trapped charge density, Qot, is associated with defects in SiO2. 
Qot  is located in traps distributed throughout the oxide layer. The oxide 
traps are usually electrically neutral and are charged by introducing elec-
trons and holes into the oxide through ionizing radiation such as implanted 
ions, X-rays, and electron beams. The magnitude of Qot depends on the 
amount of radiation dose and energy and the field across the oxide dur-
ing irradiation. Like Qit, these charges could be positive (trapped holes) or 
negative (trapped electrons). Qot resembles Qf in that its magnitude is not a 
function of silicon surface potential and there is no capacitance associated 
with it.
3.2.2.4 Mobile Ionic Charge
The mobile ionic charge density, Qm, is due to sodium (Na+) or other alkali 
ions that get into the oxide during cleaning, processing, and handling of 
MOS devices. These ions move very slowly within the oxide; their trans-
port depends strongly on the applied electric field (~1 MV cm–1) and tem-
perature (30°C–400°C). Positive voltages push the ions toward the Si/SiO2 
interface while the negative voltages draw them toward the gate. A cur-
rent is observed in the external circuit during ion drift. The drift of ions 
changes the centroid of charge within the oxide layer, resulting in a shift 
of the flat band voltage of MOS capacitor system and may cause an unexpected 
device failure. Different approaches are used to reduce mobile ion contami-
nation in gate oxide and mitigate the risk of mobile ionic induced device 
failure [1,5].
The earlier described oxide charges cause an additional band bending 
at the silicon surface of an MOS capacitor system and shift the value of Vfb 
caused by Φms as described in the following section.
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3.2.3 Flat Band Voltage
In order to determine the total shift in the flat band voltage (ΔVfb) by vari-
ous oxide charges, let us consider ρ(x) as the charge density per unit volume 
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where ρ(x) includes the charge densities due to Qit, Qf, Qot, and Qm. Qf and Qit 
are located at or near the Si/SiO2 interface (i.e., x = Tox) whereas Qot and Qm 
are distributed throughout the oxide. Therefore, we only integrate Qot and 
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where:
Qo is the equivalent interface charge located at the Si/SiO2 interface and causes 
the same effect as that of the actual charges of unknown distribution
Qo is always positive for both p- and n-type substrates. ΔVfb is the gate volt-
age that is needed to cause Qo to be imaged in the gate electrode so that 
none is induced in the silicon. However, when gate “floats” or the gate elec-
trode is absent, the oxide charges will seek all their image charges in the 
silicon.
In Figure 3.3a, we have shown the band bending of an MOS capacitor system 
due to work function difference between the metal and semiconductor. The 
corresponding flat band voltage is given by Equation 3.5. Now, the shift in work 
function due to band bending by oxide charges is given by Equations 3.13 and 








= −Φ  (3.15)
Typically, Qo/Cox is much smaller than Φms in Equation 3.15. Therefore, for 
an MOS capacitor with p-substrate and n+ polysilicon gate, Vfb is a negative 
number since Φms is negative from Equation 3.10. On the other hand, for MOS 
capacitor with n-substrate and p+ polysilicon gate, Vfb is positive since Φms is 
positive from Equation 3.11.
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3.2.4 Effect of Band Bending on the Semiconductor Surface
Let us now consider an Al-SiO2-Si MOS capacitor system on a p-type sub-
strate to discuss the effect of band bending at the silicon surface on the 
 surface behavior of MOS capacitors. We know that the concentration of holes 












The band structure of the system is shown in Figure  3.6. It is seen from 
Figure 3.6 that as the bands bend downward, the energy difference (Ei–Ef) 
gradually decreases as we approach the silicon surface at x = 0 from the bulk 
at (x = ∝). Then from Equation 3.16, the decrease in (Ei–Ef) results in a decrease 
in the hole concentration p. This implies that the holes are depleted at the sur-
face, giving rise to a space charge region. On the other hand, if the bands bend 
upward, as in the case of an MOS capacitor system with (Φm > Φs), the value 
of (Ei–Ef) increases at the surface, resulting in an increase in the hole concen-
tration (accumulation) at the surface. Thus, even without an applied external 
voltage to an MOS capacitor, the carrier concentration at the surface differs 
from that in the bulk due to Φms and Qo. This change in the concentration sets 
up an electric field at the surface and hence a voltage difference between the 
silicon surface and bulk. This voltage difference is referred to as the surface 
potential fs and represents the electrostatic potential at the surface measured 
from the bulk intrinsic level Ei. Thus, fs is the difference between Ei(x = 0) 
at the surface and Ei(x = ∝) at a point deep into the substrate. As shown in 
Figure 3.6, fs is a measure of the amount of total band bending at the silicon 














MOS capacitor system: Band bending showing the surface potential fs at the surface of a p-type 
silicon; here x is the distance from the insulator/substrate interface into the substrate with x = 0 
at the surface. 
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The band bending described earlier can be compensated by applying an 
external gate voltage given by Equation 3.15. The condition to achieve the flat 
bands at the surface is called the flat band condition and the corresponding 
gate voltage required to achieve the flat band condition is called the flat band 
voltage, Vfb. Thus, Vfb is the applied gate voltage to have zero surface potential with 
flat energy bands over the entire semiconductor surface. The flat band condition 
is often used as a reference state along with Vfb as a reference voltage and, 
thus, can be considered as an important figure of merit for an MOS capacitor 
system.
3.3 MOS Capacitor under Applied Bias
In the previous section, we described the behavior of an MOS capacitor 
system without the application of any external bias. Now, let us discuss the 
behavior of the system under the applied gate bias Vg as shown in Figure 3.7. 
The applied Vg is shared between the voltage across the oxide Vox, surface 
potential fs, and the work function Φms between the metal and the semicon-












With reference to charges, an MOS capacitor consists of three different 
charges under the applied Vg such as: (1) gate charge Qg due to the applied 
















An MOS capacitor system under the applied gate bias Vg showing various charges, electric 
fields, and potentials. Eox is the electric field in oxide; Es is the electric field in substrate.
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nonideal insulator as discussed in Section 3.2.2, and (3) the induced charge 
Qs in the silicon underneath the gate oxide. Then from the charge neutrality 
condition we get
 Q Q Qg o s+ + =0  (3.18)
If the applied voltage Vg is positive, then the electric field Es is directed into 
the silicon surface at the interface and will induce a charge Qs in the sili-
con. The density of the induced charge Qs per unit area can be calculated 
by applying Gauss’s law at the Si/SiO2 interface. Thus, Qs per unit area is 
given by
 Q K Es si s= −ε0  (3.19)
where:
Ksi is the permittivity of silicon
ε0 is the permittivity of vacuum
Similarly, applying Gauss’s law at the metal-oxide interface gives
 Q K E V Cg ox ox ox ox= ≡ε0  (3.20)
where:
Eox = Vox/Tox is the electric field in the oxide
The field Eox and Es are related by Equation 3.18. For an ideal oxide, Qo = 0, 
and we have from Equation 3.18, Qg = –Qs; then from Equations 3.19 and 3.20, 
we get
 











































= + −φ  (3.23)
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Equation 3.23 relates the applied bias Vg and the surface potential fs. At the 
flat band condition, fs = 0 and Qs = 0; therefore, from Equation 3.23, Vg = Vfb. 
Within the range 0 > Vg > 0, different surface conditions result in an MOS 
capacitor system as discussed in Sections 3.3.1 through 3.3.3.
3.3.1 Accumulation
To continue our discussion on Al/SiO2/p-silicon MOS capacitor system, let 
us apply a negative gate voltage Vg with body grounded such that Vg < Vfb. 
The negative voltage at the gate creates an upward electric field Eox from the 
substrate to metal as shown in Figure 3.8. Since the applied negative volt-
age depresses the electrostatic potential of the metal relative to the substrate, 
electron energies are raised in the metal relative to the substrate. As a result, 
the Fermi level Efm for the metal moves up above its equilibrium position by 
qVg. Since Φm and Φs do not change with Vg, moving Efm up in energy relative 
to Ef causes the oxide conduction band to bend upward, consistent with the 
direction of the field Eox causing gradient in the energy bands [2,12].
With reference to charge, the negative voltage at the gate results in a nega-
tive charge (Qg < 0) on the gate. This in turn induces an equal amount of 
positive charge Qs at the silicon surface. This amount of positive charge 
in the p-type silicon means excess hole concentration is created at the sur-
face as shown in Figure 3.8. These holes are accumulated at the surface and 
known as the accumulation charges. We know from Equation 3.16 that, as the 
hole concentration increases at the surface, (Ei–Ef) increases, resulting in the 
bands bending upward as shown in Figure 3.9. Thus, in accumulation for 
p-type silicon we have












































Effect of applied voltage, Vg < Vfb on a p-type MOS capacitor system: the applied negative bias 
Vg < Vfb causes hole accumulation at the silicon surface. 
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This bias condition (Equation 3.24) is useful in the characterization of MOS 
capacitor system.
3.3.2 Depletion
Now, let us apply a positive gate voltage Vg > Vfb with body grounded. This 
positive Vg will create a downward electric field Eox from the gate into the 
substrate as shown in Figure 3.9. A positive gate voltage raises the potential 
of the gate, lowering the Fermi level Efm by qVg. Moving Efm down in energy 
relative to Ef causes band bending downward in the oxide conduction band 
in accordance to the direction of Eox.
Again, with reference to charge, a positive voltage at the gate deposits posi-
tive charge (Qg > 0) on it. Due to Vg > 0, the holes are repulsed away from 
the silicon surface, leaving behind negatively charged acceptor ions. Thus, a 
positive charge on the gate induces a negative charge Qs at the surface due to 
the depletion of holes creating a depletion region of width Xd. This is known 
as the depletion condition. Since the hole concentration decreases at the sur-
face, then from Equation 3.16, (Ei–Ef) must decrease. As a result, Ei slowly 
approaches to Ef thereby bending the bands downward near the surface as 
shown in Figure 3.9. Thus, the depletion condition is given by



















If we further increase the positive gate voltage, the downward band bending 
will further increase. At a sufficiently large Vg >> Vfb, the band bending may 





















Effect of applied voltage, Vg > Vfb on a p-type MOS capacitor system: the applied positive bias 
Vgo = (Vg–Vfb) depletes the holes from the silicon surface. Qb is the depletion or bulk charge; Qg is 
the gate charge; Xd is the depletion region width.
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surface, that is, Ef > Ei. At this condition, the surface behaves like an n-type 












Thus, the n-surface is formed by inversion of the p-type substrate due to the 
applied gate voltage. This is known as the inversion condition as shown in 
Figure 3.10. In inversion, the total charge, Qs, in the semiconductor consists 
of depletion charge, Qb, and the inversion charge, Qi. The inversion condition 
for MOS capacitor with p-type substrate is defined by


















Under the applied Vg  >>  Vfb, the p-type surface is inverted as soon as Ei 
is pulled below Ef. However, for small (Ef –Ei), the electron concentration 
remains very small and the inversion is weak. This is referred to as the weak 
inversion regime. If we increase Vg such that (Ef –Ei) at the surface equals (Ei–Ef) 
at the p-type bulk, the concentration of electrons at the surface will be equal 
to that of holes in the bulk. This is called the strong inversion regime. On fur-
ther increase of Vg, the electron concentration will exceed the concentration 
of the holes in the inversion region. Under the inversion condition, the depth 
of the inversion region (Xinv) into the substrate can be defined at Ef = Ei and 
is about 3 nm [2].
Now, let us discuss how the inversion layer is formed in the substrate. At 























Effect of an applied voltage, Vg >> Vfb on a p-type MOS capacitor system: a large positive bias 
Vg >> Vfb causes inversion of the p-type surface forming an n-type layer. The gate charge is 
compensated by the depletion charge Qb and the inversion charge Qi in the semiconductor. 
Qb is the depletion or bulk charge; Qg is the gate charge; Qi is the inversion charge; Xdmax is the 
maximum depletion width.
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an MOS capacitor system originate from thermally generated electron–hole 
pairs within the depletion region. The rate of thermal generation depends 
upon the minority carrier lifetime, which is of the order of microseconds. 
It is found that the time required to form an inversion layer at the surface 
is about 0.2 sec [3]. Thus, the formation of the inversion layer is a relatively slow 
process compared to the time required for the holes (majority carriers) to flow from or 
to the silicon surface, which is of the order of picoseconds. Once the inversion 
layer is formed, it shields the underneath depletion layer, thus limiting the 
maximum width, Xdmax, of the depletion layer.
So far, we have presented a qualitative overview of the basic operation of 
an MOS capacitor system. In the following section, we will develop MOS 
capacitor theory that can be extended to develop the operational theory of 
MOSFET devices in Chapters 4, 5, and 9.
3.4 MOS Capacitor Theory
Now, let us derive the relation between the surface potential (fs), electric 
field (Es), and charge (Qs) by solving Poisson’s equation for potential (f) near 
the surface region of the silicon substrate of an MOS capacitor system. The 










ρ= − ( )  (3.28)
where:
ρ( )x  is the charge density at any point x along the depth of the substrate 
and is given by
 
ρ( ) ( ) ( ) ( ) ( )x q p x n x N x N xd a= − + − 
+ −  (3.29)
where:
p(x) is the hole concentration
n(x) is the electron concentration
N xd+( ) is the ionized donor concentration in the semiconductor substrate
N xa−( ) is the ionized acceptor concentration in the semiconductor substrate
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+ −( ) ( ) ( ) ( )  (3.30)
Before solving Equation 3.30 for f( )x  at any point x of the surface, let us 
review the relevant semiconductor equations in the following subsection.
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3.4.1  Formulation of Poisson’s Equation in Terms 
of Band-Bending Potential
In order to solve Poisson’s Equation 3.30 for f(x) at any point x near the surface 
of an MOS capacitor system, we express carrier density ρ(x) in terms of poten-
tials fi, ff, and f(x). In an n-type semiconductor with doping concentration, Nd, 






































In Equation 3.31, φ f fE q= − /  is the Fermi potential and φi iE q= − /  is the 
intrinsic potential; then the minority carrier concentration pn in an n-type 










Similarly, the majority carrier concentration in a p-type semiconductor with 













































In order to develop a generalized expression for both n-type and p-type sub-
strates, we define, Nb as the substrate concentration. Then from Equations 
3.31 and 3.33, we can show that the bulk (Fermi) potential is












In Equation 3.35, Nb represents the donor-type doping concentration for an 
n-type substrate and acceptor-type doping concentration for a p-type sub-
strate; vkT is the thermal voltage.
Now, in order to express ρ(x) in terms of band bending f(x) at any point x 
near the surface of a semiconductor, we consider the band structure of an 
Al/SiO2/p-silicon MOS capacitor system as shown in Figure 3.11.
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From Figure 3.11, the amount of band bending at any point x near the sili-
con surface with reference to E0 is given by
 φ φ φ( ) ( ) ( )x x xi i= − →∝  (3.36)
where f(x = 0) = fs = surface potential; φ φi ix( )→∝ =  is the intrinsic poten-
tial. Also, from Figure  3.11, the bulk-potential fB  =  (ff–fi). It is seen from 
Figure 3.11 that φ φi ix( ) >  when bands bend downward at the interface, result-
ing in f(x) > 0. Thus, it is clear that f(x) > 0 when bands bend downward in 
the depletion and inversion conditions and f(x) < 0 when bands bend upward 
in the accumulation condition.
Now, let us express p(x), n(x), N xd+ ( ), and N xa− ( ) in Poisson’s Equation 3.30 
in terms of potential f(x) and solve for fs and Es at the surface of the MOS 
system. For a p-type silicon substrate, we can express the majority carrier 
concentration given in Equation 3.33 at any point x by substituting for fi x( ) 
from Equation 3.36 so that
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Since φ φ φ φ φf i f i Bx− →∝  = −( ) =( ) ; then we can express (3.37) as
























































Equilibrium band structure of a p-type MOS capacitor system showing band bending in the 
substrate; here, x = 0 at the Si/SiO2 interface and increases with the depth into the substrate; fs 
is the surface potential representing the total band bending at the surface. 
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Now, using Equation 3.33 in Equation 3.38, we get for the majority carrier 
concentration at any point x in a p-type substrate from













Then from Equation 3.34, the minority carrier electron concentration at any 



















2 2 φ  (3.40)


















































































Substituting the expressions for p(x) and n(x) from Equations 3.39 and 3.40, 
respectively, in Equation 3.29 we get
 ρ φ φ( ) ( ) ( )( ) ( )x q N e n
N












−  + −kT kT
2
 (3.43)
Again, assuming complete ionization of acceptor atoms, for a p-type sub-
strate we get from Equations 3.34 and 3.35, p N Na a≅ ≡−  and n N n Nd i a≅ =+ 2 . 
Therefore, for a uniformly doped p- substrate, we can write







+ −− = −( ) ( )
2
 (3.44)
Then combining Equations 3.43 and 3.44, the charge density in the  substrate 
(assuming complete ionization of dopant atoms in silicon) is given by















It is to be noted that the first term in Equation 3.45 represents the charge 
density in the p-type substrate due to the majority carrier concentration and 
the second term represents the charge density due to minority carrier con-
centration. Now, substituting Equation 3.45 in Equation 3.30, we get Poisson’s 
equation in terms of band-bending potential f(x) at a depth x near the surface 



























We will solve Equation 3.46 for f(x) to obtain MOS capacitor behavior under 
different operating conditions. Again, we notice from Equation 3.46 that 
the first term inside the square bracket is due to the majority carrier charge 
 density whereas the second term is due to minority carriers in a p-type semi-
conductor substrate.
3.4.2 Electrostatic Potentials and Charge Distribution







































x vkT kφ φ
ε
φ φ( ) ( ) ( ) ( )= − −( ) −−  T d xdx






φ( )  (3.48)




































φ( )  (3.49)
We integrate Equation 3.49 from the bulk φ φ( ) , ( )/x d x dx= =( )0 0  toward the 












































We know that the electric field at any point x near the silicon surface is 
given by E x d x dx( ) ( )= −  φ ; therefore, after integration and simplification 
of Equation 3.50, we can show
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In silicon substrate at the Si/SiO2 interface, x = 0, f(x) = fs, and E(x) = Es; then 
from Gauss’s law, the total charge per unit area induced in silicon (equal and 
opposite to the charge on the metal gate) is given by Q K Es si s= −ε0 . Then from 
Equation 3.51, we can show that the charge per unit area at the surface of the 
substrate is given by




































The expression (Equation 3.52) is valid for all regions of MOS capacitor oper-
ations: accumulation, depletion, and inversion. The positive sign indicates 
the induced charge is positive for accumulation and negative sign represents 
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where n Ni a2 2 is expressed in terms of the equilibrium majority and minor-
ity carrier concentrations ppo and npo in a p-type substrate, respectively, such 
that n N n N N n pi a i a a p p2 2 2 1= ( ) ( ) =. o o  and is related to fB by Equation 3.41, 







= ε0 2  (3.54)
Again, in Equations 3.52 and 3.53, the first term within parenthesis is the 
majority carrier charge in p-type substrate whereas the second term is due to 
the minority carrier electrons.
The variation of the induced charge Qs as a function of fs using Equation 
3.52 for p-type substrate is illustrated in Figure 3.12, which clearly shows all 
three regimes of MOS capacitor operation.
From Figure 3.12, the different regimes of MOS capacitor operation are eas-
ily identified. Let us use Equation 3.52 to analyze different regions of MOS 
capacitor operation.
 1. When fs < 0, the MOS structure is in the accumulation mode and 
the inversion carrier term is negligible. Then the dominant term in 















 accumulation  (3.55)
 2. When fs > 0 such that 0 < fs < 2fB, the MOS capacitor structure is in 
the depletion and weak inversion regime. In this case, the term that 
dominates in Equation 3.52 is fs  and therefore Qs varies with fs as
 Qs s≈ ( )φ  depletion and weak inversion  (3.56)
 3. When fs > 2fB, the MOS capacitor structure is in the strong inversion 
regime, and to a first approximation, the majority carrier term in 














strong inversion  (3.57)
The accumulation, depletion, and inversion conditions described by 
Equations 3.55, 3.56, and 3.57, respectively, are for p-type substrates. For 
n-type substrates, these conditions will be reversed.
3.4.2.1 MOS Capacitor at Depletion: Depletion Approximation
In the depletion region, 0 < fs < 2fB and the induced charge Qs within the 
space charge region near the surface of the substrate is obtained by solving 
Poisson’s equation. This induced charge in the depletion region is the deple-





































∼exp   ϕs    2vkT∼exp −  ϕs    2vkT
FIGURE 3.12
Variation of the induced charge density Qs in a p-type silicon as a function of surface poten-
tial fs in all regimes of MOS capacitor operation; plot is obtained by Equation 3.52 using 
Na = 1 × 1016 cm–3, and Vfb = 0. 
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depletion approximation; that is, we assume that the depletion region is free of 
minority carriers. Therefore, neglecting minority carrier term and recogniz-
























= −  (3.59)
We integrate Equation 3.59 from the surface (x = 0, f(x) = fs) to a point (x, f(x)) 















∫ ∫= − 2 0
0
 (3.60)

























= 2 0ε φ  (3.62)
Then we can express Equation 3.61 as












Equation 3.63 is parabolic with the vertex at f(x) = 0, x = Xd. Thus, Xd is the 
distance to which band bending extends and is the width of the depletion 
region as shown in Figure 3.13. Then using Equation 3.62 for Xd, the depletion 
layer (bulk) charge density is given by
 Q qN X qK Nb a d si a s= − = − 2 0ε φ  (3.64)
Equation 3.64 also easily follows from Equation 3.52, using depletion approxi-
mation. In an MOS capacitor system, the onset of strong inversion is defined by











2 2 ln  (3.65)
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where fB is given by Equation 3.35. At strong inversion, Xd reaches a maxi-
mum, Xdmax, when fs = 2fB. This is because at strong inversion, the inversion 
layer shields the depletion charge so that the surface below can no longer 
respond to the applied Vg. Therefore, from Equations 3.62 and 3.65, the 

















4 0ε ln  (3.66)
3.4.2.2 MOS Capacitor at Inversion
In Section 3.3.3 we discussed that a sufficiently high gate voltage can cause 
enough band bending to pull the mid-gap energy Ei below the constant Fermi 
level Ef, that is, Ei > Ef. Under this condition, the surface of the p-type semi-
conductor is inverted and behaves like an n-type material with an electron 
concentration, n, given by Equation 3.42. In the inversion region fB < fs < 2fB, 
the inversion layer charge Qi can be calculated by considering the electron 
concentration (second term) from the general solution of Poisson’s equation 
in Equation 3.52. In Equation 3.52, we observe that for fs > 0, exp(–fs/vkT) is 
negligibly small, the term “–1” is negligibly small since exp(fs/vkT) >> –1 in 
strong inversion, and the term (–fs/vkT) is negligibly small in weak inver-
sion. Therefore, from Equation 3.52, the induced charge in the semiconductor 
under the inversion condition is given by



































Variation of band-bending potential f(x) along the depth of a p-type substrate showing the 
maximum width, Xdmax, of the depletion region at strong inversion and the width of the inver-
sion layer, Xinv. 
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Using the relation n N vi a B kT2 2 2/ exp= −( )φ  from Equation 3.41 in Equation 
3.67, we get for the total induced charge density in the semiconductor as
 Q qK N v
v
es si a kT
s
kT







ε φ φ φ  (3.68)
Note that the induced charge represented by Equation 3.68 is the sum of the 
inversion charge Qi and the depletion charge Qb, that is,
 Q Q Qs i b= +  (3.69)
Using the expressions for Q qK Nb si a s= − 2 0ε φ  from Equation 3.64 and Qs 
from Equation 3.68 in Equation 3.69, we get the inversion charge per unit 
area as
 Q qK N v ei si a s kT
v
s







ε φ φφ φ
/
 (3.70)
Equation 3.70 shows the relation between the inversion charge density Qi 
and surface potential fs for an MOS capacitor system. Figure 3.14 shows the 
dependence of Qi, Qb, and Qs on fs. It is observed from Figure 3.14 that Qb 
does not vary significantly. On the other hand, Qi and Qs clearly show two 
distinct regions of operation depending on the value of fs. These regions 
become more apparent on log(Qi) versus fs plot as shown in Figure 3.15. 
These regions are (1) weak inversion for lower values of fs and (2) strong 


























Variation of Qb, Qs, and Qi as a function of fs obtained by Equations 3.64, 3.68, and 3.70, respec-
tively, for an MOS capacitor system on a p-type substrate with Na = 1 × 1016 cm–3. 
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weak and strong inversion regions is defined by fs = 2fB; that is, the inver-
sion carrier concentration becomes equal to that of the majority carrier at 
the surface.
In order to distinguish the transition region between the weak and strong 
inversions, the inversion regime is divided into three regions. The third 
region that lies between the weak and strong inversion is called the moder-
ate inversion region, which lies between 2fB and (2fB +  6vkT) as shown in 
Figure 3.16. According to this convention, the region beyond (2fB + 6vkT) is 
the strong inversion region [7].
From the general expression of Qi Equation 3.70, we can derive the regional 
expressions for Qi at weak and strong inversions.
Weak inversion sets in when the band bending at the surface exceeds fB and 
extends to 2fB, that is, fB < fs < 2fB. Within this region, the inversion charge 
Qi is small compared to the depletion layer charge Qb, that is,
 Q Qi b<< ( )weak inversion  (3.71)
For a small fs, Equation 3.70 can be simplified to obtain Qi at weak inversion as
 Q qK N v ei si a kT
vs B kT= − ( )−( )2 0 2 2ε φ φ weak inversion  (3.72)
Equation 3.72 implies that in the weak inversion regime Qi is essentially an 
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Variation of Qi as function of fs for an MOS capacitor with p-type silicon substrate obtained 
by Equation 3.70; the plot shows the weak and strong inversion regions; here Na = 1 × 1016 cm-3 
and Vfb = 0. 
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Strong inversion is defined when the band bending at the surface is such 
that fs >> 2fB so that the inversion charge Qi is large compared to the deple-
tion region charge Qb, that is,
 Q Qi b>> ( )strong inversion  (3.73)
In this case, the exponential term in Equation 3.70 is large compared to fs and 
fs >> 2fB. Thus, at strong inversion we get
 Q qK N v ei si a kT
vs kT≅ − ( )( )2 0 2ε φ strong inversion  (3.74)
Thus, the inversion charge is an exponential function of the surface poten-
tial. Therefore, a small increment of the surface potential induces a large change in 
the inversion layer charge.
Let us now find out the relation between the gate voltage Vg and surface 







= + −φ  (3.75)






















































Variation of Qi as function of fs for an MOS capacitor with p-type silicon substrate show-
ing the weak, moderate, and strong inversion regions; Qi is obtained by Equation 3.70; here 
Nb = 1 × 1016 cm–3 and Vfb = 0. 
111Metal-Oxide-Semiconductor System
Equation 3.76 is an implicit relation in fs and must be solved numerically. 
Figure  3.17 shows the results of fs versus Vg characteristics obtained by 
numerical simulation. At low Vg (>Vfb), fs and Xd increase reasonably rapidly 
with Vg. This regime corresponds to the depletion and weak inversion regions 
of device operation. At larger gate biases, fs is almost constant and is pinned. 
This pinning occurs at the onset of strong inversion and the classical condi-
tion for pinning is fs = 2fB. This condition is referred to as the condition for 
threshold and the corresponding gate voltage is called the threshold voltage, Vth. 





















γ ε≡ 2 0qK N Csi oxa /  is called the body effect coefficient and is dependent on 
the substrate doping and gate oxide thickness.
Vth is one of the most important parameters for MOSFET devices and will 
be discussed in Chapter 4
Beyond the strong inversion, the concentration of the inversion charge n(x) 


































Surface potential versus gate voltage for a typical MOS capacitor system with p-type substrate 
obtained by numerical solution of Equation 3.76; the condition for strong inversion, at fs = 2fB, 
is also shown on the plot; the parameters used to compute surface  potential are: Tox = 1.5 nm, 
Na = 1 × 1016 cm–3, and Vfb = 0. 



























Equation 3.78 must be solved numerically with boundary condition, f(x) = fs 
at x = 0. From the solution of f(x), the inversion carriers, n(x), can be calcu-
lated from Equation 3.42. The numerically calculated n(x) versus depth plot 
is shown in Figure 3.18. It is seen that the inversion charge distribution is 
extremely close to the surface with an inversion layer width < 5 nm.
From the previous mathematical formulation, let us find a simple 
analytical expression for inversion layer thickness. We have shown ear-
lier that the general expression for inversion carrier charge is given by 
Q qK N v ei si a kT
vs B kT= − −( )2 0
2 2ε φ φ . And, from the expression (Equation 3.42), we 
can show that the minority carrier concentration at the surface x = 0 is
 n N ea
vs B kT( )0 2 2= −( )φ φ  (3.79)
Thus, combining Equations 3.72 and 3.79, we get
 Q qK v ni si kT= − 2 00ε ( )  (3.80)
Again, if the inversion layer thickness is Xinv, then Qi = qn(0)Xinv; then from 
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Nb = 1 × 1016 m−3
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FIGURE 3.18
Calculated minority carrier electron distribution in a p-type silicon substrate of an MOS capac-
itor system for different fs. 
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It is also observed from Equation 3.79 that at the onset of strong inversion def-
ined by fs = 2fB, the inversion layer concentration at the surface becomes equal 
to the majority carrier concentration in the surface, that is, n(0) = Nb.
Generally, inversion carriers must be treated quantum-mechanically as a 
2D gas molecules. According to quantum mechanical (QM) model, the inver-
sion layer carriers occupy discrete energy bands as shown in Figure 3.19a 
and the peak distribution is about 1–3 nm away from the surface as shown 
in Figure 3.19b. Thus, near the silicon surface, the inversion layer charges are 
confined to a potential well bounded by (1) oxide barrier height at the Si/
SiO2 interface and (2) bend silicon conduction band at the surface due to suf-
ficiently high gate voltage Vg as shown in Figure 3.19a.
Due to QM confinement of inversion layer electrons in the p-type silicon 
surface, the electron energy levels are grouped in discrete sub-bands of energy, 
Ej, where j = 0, 1, 2, … quantized states as shown in Figure 3.19a. Each Ej cor-
responds to a quantized level for electron motion in the normal direction. 
The net result of QM effect is that the inversion layer density peaks below 
the SiO2/Si interface with about zero value at the surface contrary to the clas-
sical inversion carrier distribution as shown in Figure 3.19b. Therefore, for 
accurate computation of inversion carrier distribution at the silicon surface, 
we have to solve both Schrödinger and Poisson equations self-consistently 
with boundary conditions: f(x) = 0 for x < 0 in the oxide; and f(x) = 0 @ x = ∝ 
deep into the silicon substrate.
As observed from Figure 3.19b, the silicon surface is depleted of mobile 
carriers due to inversion layer quantization. This depletion region in silicon 
can be considered as an insulating layer of silicon increasing the effective 
gate oxide thickness. This increase in the effective gate thickness is given by































Inversion layer quantization: (a) minority carrier electron in a potential well of an MOS capaci-
tor system on a p-type silicon substrate; the potential well is bounded by potential barrier at 
the Si/SiO2 interface and conduction band bending due to high Vg to achieve fs ≥ 2fB; (b) typi-
cal minority carrier electron concentration in silicon surface as a function of silicon depth for 
classical and QM model; Δz is the shift in the centroid of inversion charge due to quantization. 
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where:
Δz is the shift in the centroid of inversion charge
Since the peak of the inversion charge is away from the surface due to QM 
effect, a higher Vg overdrive is required to produce the same level of inversion 
charge density predicted by classical theory. In other words, QM effect can 
be considered to reduce the net inversion charge density. Thus, the inversion 
layer quantization can be modeled as bandgap widening due to an increase in 
the effective bandgap energy, Eg, by an amount ΔEg [13]. Then from Equation 2.14 
relating Eg and the intrinsic carrier concentration, we can show that the intrin-
sic carrier concentration ni















∆E E Eg g g= −( )QM CL  is the increase in the apparent value of Eg due to QM 
effect; here, EgQM  is the energy gap due to QM effect and EgCL and niCL 
are the energy gap and intrinsic carrier concentration, respectively, 
without the QM effect denoting the classical expression
Equation 3.83 shows that the inversion layer quantization decreases the 
intrinsic concentration compared to the classical value. We know from 
Equation 3.72, Qi is proportional to ni through the term exp(–2fB/vKT). Thus, 
Qi decreases due to QM effect. This decrease in Qi due to QM effect has severe 
consequences on MOS transistor device performance as we will discuss in 
Chapter 9.
3.5 Capacitance of MOS Structure
In the previous section, we developed the mathematical foundation of MOS 
capacitor system relating the charge and potential under different gate bias-
ing conditions. In this section, we will discuss the basic characteristics of 
MOS capacitor system under an applied bias. We know that the capacitance 
of any system is the ratio of the variation in charge due to the correspond-
ing variation in the small signal voltage. Thus, the total capacitance (C) of an 







−( )  (3.84)
From Equation 3.17, the applied bias of an MOS system is V V Vg fb ox s= + + φ ; 
since Vfb is a constant, we can write
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 dV dV dg ox s= + φ  (3.85)


















 ∴ = +   1 1 1
C C Cox s
 
(3.86)
Thus, the total capacitance of an MOS structure equals the oxide capacitance 
Cox and the substrate capacitance Cs connected in series as shown in Figure 3.20. 
Here, Cs is the capacitance per unit area of the space charge region in the silicon.
Equation 3.86 along with Equation 3.53 for Qs is used to calculate C–V 
characteristics for the target range of operation of MOS capacitor systems. In 
order to generate C–V plot, first of all, we calculate the general expression for 
the space charge region capacitance Cs in the semiconductor from the total 
charge Qs given by Equation 3.53. Then we select an appropriate value of fs 
for each mode of operation of an MOS capacitor system to obtain the corre-
sponding C–V characteristics.
3.5.1 Low Frequency C–V Characteristics
In order to obtain the low frequency (LF) C–V characteristics of MOS capaci-

































Equation 3.87 is the general expression for Cs in an MOS capacitor system 
that we will apply to analyze C–V characteristics in the different operational 











The individual component of the total MOS capacitor system; Cox and Cs are the capacitance per 
unit area of the gate oxide capacitance and substrate capacitance, respectively. Nb is the substrate 
concentration.
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3.5.1.1 Accumulation
In strong accumulation, fs  <<  0; then considering the majority carrier 
term only in Equation 3.87 and recognizing that exp /−( ) >>φs kTv 1  and 











Since fs << 0, for large fs, Cs becomes very large; therefore, from Equation 
3.86, we get
 1 1 1 1
C C C Cox s ox
= + ≅  (3.89)
Thus, in accumulation region
 C Cox≅ ( )accumulation  (3.90)
3.5.1.2 Flat Band
At flat band condition, fs = 0, the inversion charge term (i.e., term containing 







































Since the direct substitution of fs  =  0 in Equation 3.91 results in inde-
terminate, we simplify Equation 3.91 by series expansion using 
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Then from Equation 3.86, the total capacitance of an MOS structure at flat 




















flat band  (3.93)
Since L Kd siε0( ) is a finite number, Equation 3.93 shows that Cfb is somewhat 
less than Cox.
3.5.1.3 Depletion
In the depletion regime (0 < fs < 2fB), the general expression for Cd is given by 
Equation 3.87. However, we can derive an approximate expression from deple-
tion approximation discussed in Section 3.4.2.1. We know that at the depletion 







= + −φ  (3.94)


























































0 0N V Vb g fb−( ) =
 (3.96)
Equation 3.96 is a quadratic equation in Qb with solution given by
































ox g fb si b
= =
+ −( ) 
( )
1 2 2 0ε
depletion  (3.98)
From Equation 3.98 we observe that the depletion capacitance C decreases 
with the increase in Vg. It is clear from Equation 3.98 that for a given volt-
age (Vg–Vfb), the capacitance in the depletion region will be higher for higher 
Nb as well as lower Cox or thicker Tox. It is also seen from Equation 3.98 
that at Vg = Vfb, C = Cox; this is because Equation 3.98 is derived assuming 
 depletion approximation; that is, the transition between the accumulation 
and  depletion region is abrupt.
3.5.1.4 Inversion
In strong inversion, fs  >>  0; considering only the minority  carrier 
term in Equation 3.87 and recognizing that exp /φs kTv( ) >> 1 and 

































φ vkT  (3.99)
where we have used Nb  =  ppo  =  Na and n n Np i ao = 2 / . In Equation 3.99, the 
negative sign indicates that the charge has changed sign. Since fs >> 0, for 
large value of fs, Cs becomes very large. Therefore, from Equation 3.86, the 
total capacitance of an MOS capacitor system at strong inversion is given by
 1 1 1 1
C C C Cox s ox
= + ≈  (3.100)
In a MOS capacitor system, the inversion layer is formed by thermally gener-
ated minority carriers (electrons for p-type substrate). The concentration of 
minority carriers can change only as fast as carriers can be generated within 
the depletion region near the surface. As a result, the MOS capacitance at 
inversion is a function of the frequency of the AC signal used to measure the 
capacitance. If the AC signal is sufficiently low (typically, 10 Hz), the inver-
sion layer charge can respond to the AC bias and the DC sweeping voltage, 
generating LF C–V plot. In this condition, Equation 3.99 is valid and therefore
 C Cox≅ ( )inversion at LF signal  (3.101)
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However, if the frequency of the AC voltage signal is too high (typically, 
above 1 × 105 Hz), the inversion charge cannot respond to the changes in AC 
voltage. As a result, the measured C–V curve, called the high frequency (HF) 
C–V plot is significantly different from the LF C–V plot. Also, we derived 
Equation 3.87 assuming that all charges in the depletion region of an MOS 
capacitor follow the variation of fs. Thus, Equation 3.87 is valid for LF C–V 
curve. On the other hand, the HF capacitance of an MOS system can be 
obtained by considering only the depletion charge, Qb, at the surface and 
the effective depth, Xd, of the depletion region at inversion condition using 
parallel plate capacitance formula, C K Xsi d= ε0 / .
In the accumulation and depletion regions of an MOS capacitor system, the 
minority carrier charge is negligibly small compared to the bulk charge and 
the total charge at the surface is primarily due to the majority carriers. As a 
result, MOS capacitance in these regions is independent of frequency at all 
range of operational frequency.
3.5.2 Intermediate and High Frequency C–V Characteristics
We discussed in the previous section that there are plenty of majority carri-
ers in the substrate that can respond to the AC signal. However, the minority 
carriers are scarce and have to originate by diffusion from the bulk substrate, 
by generation in the depletion region, or by external sources (e.g., n+ diffu-
sion region in MOS transistors). Thus, the inversion charge cannot respond 
to the applied AC signal higher than 100 Hz. Therefore, at any HF-applied 
signal to Vg, the inversion charge Qi is assumed to be a constant, and there-
fore Qb = Qs. Thus, at any HF-applied signal to Vg, only Qb will vary with the 
signal around its maximum value Qbmax, and Xd will vary with the signal 
around its maximum value Xdmax. Thus, the HF capacitance is given by:
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inversion at HF  (3.102)
Now, substituting for Xdmax from Equation 3.66 to Equation 3.100, we can show















 ( )ε ln inversion at HF
 (3.103)
3.5.3 Deep Depletion C–V Characteristics
We discussed in the previous section that the inversion layer is formed by 
thermal generation of carriers in the substrate of an MOS capacitor. However, 
if an MOS capacitor is swept from the accumulation to the inversion regions 
at a relatively fast rate (e.g., 10 V sec–1 and higher) so that there is not enough 
time for the thermal generation of the minority carriers, the capacitance will 
continue to fall with increasing magnitude of Vg along the depletion curve. 
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This is a nonequilibrium condition under which the depletion width con-
tinues to widen beyond its maximum value, Xdmax, in order to balance the 
increased gate charge and C does not reach a minimum. This expansion of 
the depletion region deep into the substrate is referred to as the deep depletion. 
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deep depletion  (3.104)
The capacitance in the deep depletion is obtained when the rate of DC volt-
age sweep is high, independent of the frequency of the AC signal voltage 
(HF) and no inversion charge can form. The easiest way to obtain deep depletion 
is to sweep the DC voltage by either applying a voltage step or using a fast voltage 
ramp on the gate.
Thus, from the previous mathematical analysis, we find that, depending 
on the frequency of the AC signal and measurement conditions, three types 
of C–V plots are obtained as shown in Figure 3.21. It should be pointed out that 






































C–V characteristics of an ideal MOS capacitor system from accumulation to inversion regimes: 
regions A and B represent the accumulation and depletion, respectively; regions C and D rep-
resent the LF and HF inversion capacitances, respectively; and plot E shows deep depletion. 
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and not for MOS transistors. In the case of MOS transistors, the source and 
drain diffusions can supply minority carriers to the inversion layer almost 
instantaneously.
3.5.4 Deviation from Ideal C–V Curves
The ideal MOS capacitance plots shown in Figure  3.21 are obtained by 
assuming that the gate oxide is a perfect insulator free of charges (Q0 = 0) 
and Φms = 0, so that Vfb = 0. However, due to the nonideal nature of the MOS 
structures, experimental LF and HF C–V plots deviate from the ideal behav-
ior by one or more of the following parameters: (1) nonzero Φms, (2) inter-
face traps, (3) mobile ions in the oxide, (4) fixed charge, and (5) nonuniform 
substrate doping. The detailed description of the nonideal behavior of MOS 
capacitor system is available in the literature [2].
3.5.5 Polysilicon Depletion Effect on C–V Curves
In our discussions so far we assumed that the polysilicon gate is degener-
ately doped with concentration in excess of 5 × 1019 cm–3. However, if the gate 
is nondegenerately doped, it can no longer be treated as an equipotential 
area like metal gate. In this case, the capacitance given by Equation 3.86 for a 
MOS capacitor system must be modified to include the capacitance Cpoly due 
to polysilicon depletion at the polysilicon-gate/gate-dielectric interface. For 
polysilicon gate MOS capacitor, the capacitance, C, of the system is a series 
combination of: (1) polysilicon depletion capacitance, Cpoly; (2) oxide capaci-
tance, Cox; and (3) substrate capacitance, Cs, as shown in Figure 3.22b. Then 
the resulting gate capacitance at strong inversion is given by [14]
 1 1 1 1
C C C Cpoly ox s
= + +  (3.105)
Typical MOS C–V characteristics due to polysilicon gate depletion effect is 
shown in Figure  3.23. It is observed from Figure  3.23 that as Vg increases 
in the inversion regime, Cpoly decreases due to the increase in the depletion 
width, Xpoly-depletion of polysilicon gate causing a decrease in the total capaci-
tance C and thereby C/Cox. Therefore, LF C–V plots show a local maximum 
at a certain Vg.
The C–V behavior shown in Figure  3.23 is attributed to the deviation 
from the nondegenerate doping of the polysilicon gate [14–19]. The result 
of the nondegenerate polysilicon doping is that the LF capacitance in inver-
sion (Cg,inv) is much smaller than that of accumulation, and Cg,inv decreases 
slightly with gate bias. However, at gate bias larger than a certain voltage 
Cg,inv  recovers to Cox rather abruptly [14–19].
The decrease in capacitance due to polysilicon depletion effect can  be 
expressed as an increase in the effective gate oxide thickness. The increase in 
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effective SiO2 gate oxide thickness can be shown to be ΔTox(poly-depletion) = 
(Kox/(Ksi)(Xd,PD), where Xd,PD is the width of the depletion region in the poly-
silicon at the polysilicon/SiO2 interface. The total increase in the physical gate 
oxide thickness is the sum of the effective SiO2 thickness due to QM effect 









DU + PD effects
Tox (exp) = 2.91 nm













Low frequency C–V characteristics of polysilicon gate MOS capacitor system showing the 
impact of QM and poly-depletion (PD) effects on MOS capacitance system. (Data from S. Saha 





















Polysilicon depletion effect in a polysilicon/SiO2/p-type silicon substrate MOS capacitance sys-
tem: plot shows (a) the band bending at strong inversion along with (b) the components of the 
associated capacitance with the structure. 
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d PD= +( ),  (3.106)
where:
Δz and Xd,PD are the centroid of inversion charge and width of the polysilicon 
depletion region, respectively
The increase in the effective gate oxide thickness due to polysilicon deple-
tion and QM effects is about 0.5–0.7 nm and depends on the gate voltage and 
polysilicon doping density [18–19].
3.6 Summary
This chapter presented the basic structure and operation of an MOS capacitor 
system to build the foundation for developing MOS transistor compact models. 
We have discussed the basic MOS structure by considering the energy band 
model of metal, oxide, and semiconductors. The basic operation of an MOS 
capacitor system is discussed at equilibrium and under biasing conditions. 
The important parameter of the MOS structure is the flat band voltage Vfb. The 
significance of Vfb and the work function difference between the metal and 
semiconductor for MOS operation is clearly discussed using the energy band 
diagram. Analytical model of MOS capacitor system is developed to discuss 
the accumulation, depletion, and inversion mode operations of MOS capacitor 
structures. Finally, the analytical expressions to understand the C–V charac-
teristics of MOS structures at different operation regimes are also presented.
Exercises
 3.1 Consider an MOS capacitor system on a uniformly doped p-type 
substrate with doping concentration Na = 1 × 1017 cm–3. Calculate the 
flat band voltage. Assume that Si/SiO2 interface charge is negligibly 
small. Clearly state any assumptions you make.
 3.2 Consider an MOS capacitor system on a uniformly doped p-type 
substrate with doping concentration Na = 1 × 1017 cm–3 operating in 
the accumulation region.
 a. Sketch the band diagram into the substrate and clearly explain 
and label all relevant parameters such as:
 i. Surface potential
 ii. Fermi potential
 iii. Energy levels with reference to Si/SiO2 interface.
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 b. Write one-dimensional Poisson equation that you will solve to 
obtain the surface potential in the accumulation region.
 c. Derive an expression for the accumulation charge.
 d. Derive an expression for surface potential.
 Clearly state any assumption you make.
3.3 In Equation 3.40, we find that the inversion carrier density, n(x) 
in a p-type substrate increases exponentially as exp(f(x)/vkT) as x 
approaches to the surface at x = 0. In other words, we can consider, 
n(x) decreases away from the surface as exp(–f(x)/vkT) and approaches 
to a minimum value at x = Xinv, defined as the inversion layer thick-
ness. Thus, all the minority carrier electrons are confined in a region 
bounded by the depth Xinv, where the intrinsic band energy, Ei inter-
sects the Fermi level, Ef. Here, f(x) is the potential at any point x from 
the surface and vkT is the thermal voltage at the ambient temperature 
T. If an MOS capacitor system on a uniformly doped p-type substrate 
with doping concentration Na = 1 × 1017 cm–3 operating in the inver-
sion region,
 a. Calculate the maximum width of the depletion layer into the sili-
con (x-direction).
 b. Considering the inversion carrier concentration, ninv ∝ exp(-f/vkT) 
along x-direction into the silicon and ninv ∼ 0 @ x = Xinv whereas 
ninv = nsurf and f = fs @ x = 0:
 i. Calculate the potential drop Δf @ x = Xinv.
 ii. Now assume that the device is in weak inversion (fB < fs < 2fB) 
so that Qb >> Qinv, then use Gauss’s law and Δf expression 












 f is the potential at any point in silicon
 Ksi is the dielectric constant of silicon
	 ε0 is the permittivity of free space
 fs is the surface potential
 c. Calculate the thickness of the inversion layer, Xinv in silicon.
 d. Sketch the band diagram into the substrate and clearly explain 
and label the following parameters with reference to Si/SiO2 
interface:
 i. Surface potential, fs
 ii. Bulk potential, fB
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 iii. Energy levels (Ec, Ei, Ef, Ev, Eg)
 iv. Width of the depletion layer, Xd
 v. Width of the inversion layer, Xinv
 Clearly state any assumptions you make.
3.4 Use Equation 3.52 to calculate and plot the total charge (Qs) in semi-
conductor as a function of surface potential fs of an MOS capacitor 
system for –0.4 V ≤ fs ≤ 1.4 V. Label all the operating regions of the 
MOS capacitor system. Assume that the MOS capacitor is fabricated 
on a uniformly doped p-type substrate with doping concentration 
Na = 1 × 1017 cm–3. Clearly state any assumptions you make.
3.5 Consider an MOS capacitor system with uniformly doped p-type 
substrate with doping concentration, Na, to show the following:
 a. n N vi a B kT2 2 2/ exp( / )= − φ , where ni, fB, and vkT are the intrin-
sic carrier concentration, bulk potential, and thermal voltage, 
respectively.
 b. Complete the mathematical steps to express Equations 3.52 to 
3.53 in terms of Debye length Ld given by Equation 3.54.
3.6 Consider a double gate MOS capacitor system shown in Figure E3.1 
fabricated on a lightly doped, Na = 5 × 1015 cm–3, p-type substrate with 
tsi = 30 nm, Lg = 45 nm, and Tox = 1.5 nm as shown in Figure E3.1, and 
gates connected together. Clearly state any assumptions you make to 
answer the following questions.
 a. Calculate the total width of the depletion region in silicon at 
strong inversion, if tsi → ∝.
 b. Calculate the total width of the inversion layer at strong inversion. 














k is the Boltzmann constant
T is the temperature
q is the electronic charge
Ksi is the dielectric constant in silicon
ε0 is the permittivity of free space
Na is the channel doping concentration
fs is the surface potential
 c. Use the values of the parameters in parts (a) and (b) to sketch 
the band diagram into silicon from x = 0 at the top gate Si/SiO2 
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interface to x = tsi = 30 nm at the bottom gate Si/SiO2 interface. 
Clearly define and label all relevant data points such as
 i. Surface potential
 ii. Fermi potential
 iii. Depletion width
 iv. Inversion layer thickness
 v. Energy levels.
 d. Calculate and plot the potential into the silicon from the top 
gate to the bottom gate at strong inversion for the top gate only. 
Repeat the calculation for the bottom gate only and plot on the 
same X–Y graph. Show the overall potential distribution from 
the top gate to the bottom gate when both gates are considered. 
Clearly define and label all relevant data points. Explain.
3.7 FinFETs with intrinsic or very lightly doped channel doping 
shown in Figure E3.2 are the most realistic double gate MOSFETs. 
Consider a simple FinFET capacitor fabricated on a lightly doped 
p-type  substrate with Na = 3 × 1015 cm–3, Tfin = 20 nm, Hfin = 50 nm, 
Lg = 50 nm, Tox = 15 nm, and gates connected together, as shown in 
Figure E3.2. (Ignore the effect of Source/Drain on the MOS capacitor 
system).
 a. Calculate the depletion width of silicon at strong inversion.
 b. Calculate the width of the inversion layer at strong inversion. 

























 c. Use the values of the parameters in parts (a) and (b) to sketch the 
band diagram into the silicon fin from x = 0 at the  front-gate 
Si/SiO2 interface to x  =  Tfin at the back-gate Si/SiO2 interface. 
Clearly define and label all relevant data points such as:
 i. Surface potential
 ii. Fermi potential
 iii. Depletion width
 iv. Inversion layer thickness
 v. Energy levels.
 d. Calculate and plot the potential into the silicon fin from the front 
gate to the back gate at weak inversion (fs =  1.5fB) and strong 
inversion on the same X–Y graph. Clearly define and label all 
relevant data points. Explain.
3.8 A p-type MOS capacitor with Na = 1 × 1018 cm–3 and Tox = 3 nm is fab-
ricated to characterize the van Dort’s analytical bandgap widening 
QM model. Due to the inversion layer quantization, the increase in 
















FinFET MOS device structure.
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represent the QM and classical (CL) values of bandgap (Eg), respec-
tively. Assume Qo = 0, Vsub = 0, and n+ poly gate.














 b. Calculate the value of ni
QM  at the ambient temperature 
T = 300oK.
 c. If the shift in the centroid of inversion charge, Δz ≅ 1 nm due to 
the QM effect in the p-substrate, estimate the value of Tox(eff) at 
strong inversion due to QM effect of the metal gate capacitor.
 d. Estimate the ratio of C/Cox at strong inversion for metal gate 
capacitor in part (c). Here, C  =  bias-dependent capacitance of 
MOS system at strong inversion and Cox = gate oxide capacitance. 
What is your conclusion on (C/Cox) at strong inversion?
 e. If the capacitor is fabricated using n+ polysilicon gate with dop-
ing concentration 1 × 1019 cm–3, calculate the value of Tox(eff) at 
strong inversion. Assume that the depletion width of silicon and 
polysilicon is given by the same expression.
 f. Estimate the ratio of C/Cox at strong inversion for polysilicon 
gate capacitor in part (e). Here, C  =  bias-dependent capaci-
tance of MOS system at strong inversion and Cox = gate oxide 
 capacitance. What is your conclusion on (C/Cox) at strong 
inversion?
3.9 An MOS capacitor is built with the structure shown in Figure E3.3. 
Both the n-type and p-type silicon regions are uniformly doped with 
concentration 1 × 1017 cm–3 and the areas of both the capacitors over 
the n-type and p-type regions are the same and Tox = 200 nm. The 
threshold voltages for the n- and p-substrates are –1  V and +1  V, 
respectively. Sketch the shape of the HF (1 MHz) C–V curve that you 
would expect to measure for this structure. Calculate the maximum 
and minimum values of the composite capacitor per unit area. Label 
as many points as possible and explain.
3.10 Consider an MOS capacitor system on a uniformly doped p-type 
silicon substrate with doping concentration Na = × −1 1016 3cm  at room 
temperature. Assume Vfb = 0 and wherever necessary Tox = 20 nm.
 a. Calculate and plot the inversion, bulk, and total charge Qi, Qb, 
and Qs, respectively, in the substrate of the capacitor on the same 
plot. Clearly label all relevant parameters and explain.
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 b. Calculate and plot log(Qi) versus surface potential fs for fs = 0.3 
to 1.1. Clearly, label different operating regimes of the MOS capac-
itor system and explain.
 c. Calculate and plot fs versus gate voltage Vgs for Vgs = 0 to 3.0 V. 
Clearly label different operating regimes of the MOS capacitor 
system and explain.
3.11 Consider an MOS capacitor system on a uniformly doped p-type 
silicon substrate. In Section 3.4, MB probability distribution function 
is used to solve Poisson’s equation in obtaining the surface charge Qs 
in the semiconductor of the MOS capacitor system as a function of 
surface potential. Use the same procedure as in Section 3.4 and FD 
probability distribution function to obtain an expression similar to 
Equation 3.52 for Qs as a function of surface potential in the semi-
conductor of the same MOS-capacitor system. Plot Qs versus surface 
potential and  compare with the plot in Figure 3.12.
p-Silicon
Na = 1 × 1017 cm−3
n-Silicon









Large Geometry MOSFET Compact Models
4.1 Introduction
In the two-terminal MOS (metal-oxide-semiconductor) capacitor system in 
Chapter 3, we have discussed that an inversion condition can be reached 
by a certain applied gate bias to form a thin layer of minority carrier con-
centration (e.g., electron) in the majority carrier (e.g., p-type) silicon surface 
at the  silicon/SiO2 interface. Under this inversion condition, the thermally 
 generated minority carriers diffuse to the surface to form the inversion 
layer in the majority carrier substrate. However, it is difficult to sustain this 
minority carrier inversion layer in a majority carrier substrate from thermal 
 generation and subsequent diffusion of these carriers to the surface with-
out a steady source of carrier supply. Therefore, a heavily doped minority 
carrier region (e.g., n+ region in a p-type substrate), called the source (s), is 
added to the MOS structure as a terminal for the steady supply of minor-
ity  carriers at the inversion condition. And, a complete MOSFET (metal-
oxide- semiconductor field-effect transistor) structure is formed by adding 
one more terminal, called the drain (d), with a heavily doped region with 
the doping-type same as the source region. These source and drain termi-
nals contact the two opposite ends of the inversion layer so that a potential 
difference can be applied across this layer and cause a current flow in the 
MOSFET structure. In this chapter, we will develop the basic mathematical 
models of this current flow from the source to drain of MOSFET devices, 
referred to as the drain current model.
Since the conception of MOSFETs in 1920s [1], there has been a continu-
ous research and development effort on MOSFET device, technology, and 
modeling [2–5]. As stated in Chapter 1, the basic theory of MOSFETs has 
been developed in 1960s. In 1970s, complementary MOS (CMOS) technology 
with MOSFET devices became the pervasive technology of mainstream VLSI 
(very-large-scale-integrated) circuits. In the last five decades, there has been 
a relentless pursuit of developing MOSFET compact models that accurately 
simulate the experimental behavior of MOSFET devices in VLSI circuits. 
In this chapter, we will present the basic MOSFET drain current models 
for large geometry devices to lay the foundation for the understanding of 
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advanced industry standard models for circuit computer-aided design 
(CAD). Our objective is to determine the drain current for any combina-
tion of DC voltages. First of all, we will present a brief overview of the basic 
MOSFET  structure as used in VLSI technology, its features and behavior 
under operating biases, and the basic theory of MOSFET device opera-
tion and characteristics. One of the most important physical parameters of 
MOSFET device operation is the threshold voltage, Vth, defined as the gate 
voltage at which the device starts to turn on. In this chapter, we will develop 
the basic theory of Vth modeling for long channel devices. Throughout this 
chapter we will assume that the channel is sufficiently long and wide, so that 
the edge effects are negligibly small. Unless stated otherwise, we will also 
assume that the substrate is uniformly doped p-type silicon. We will intro-
duce the relevant basic drain current models in a systematic way,  deriving 
them from an important model and relating them to the source and to each 
other. Before, describing large  geometry model, we first present a brief over-
view of MOSFET device  architecture for better appreciation of MOSFET 
compact models.
4.2 Overview of MOSFET Devices
An ideal MOSFET device structure is shown in Figure  4.1 and a 2D (two-
dimensional) cross section is shown in Figure 4.2. The structure includes a 
semiconductor substrate such as silicon on which a thin insulating layer such 
as SiO2 of thickness Tox is grown. A conducting layer (a metal or degenerately 
doped polycrystalline silicon) called gate electrode is deposited on the top 
of the gate oxide. Two heavily doped regions of depth Xj, called the source 
and drain, are formed in the substrate on either side of the gate. The source 
and drain regions overlap with the gate at its two ends. The source-to-drain 
regions are equivalent to two back-to-back pn-junctions. This region between 
the source and drain near the silicon surface is called the channel region. Thus, 
in essence, a MOSFET is essentially an MOS capacitor with two back-to-bask 
pn-junctions at the two ends of the gate. In advanced VLSI circuits, NMOS 
(p-type body with n+ source-drain) and PMOS (n-type body with p+ source-
drain) are fabricated together using shallow trench isolation (STI) and is called 
the CMOS transistor. Thus, the STI shown in Figure 4.2 is used to isolate vari-
ous devices fabricated on the same substrate. For device operation, a MOSFET 
is a four-terminal device with gate g, source s, drain d, and substrate or body b. 
The device is symmetrical and cannot be distinguished without the applied 
bias. The body terminal allows to modulating the inversion layer from the 
gate as well as body to offer more flexibility of devices at circuit operation.
As shown in Figure  4.1, a MOSFET device is characterized by channel 
length L, channel width W, gate oxide with thickness Tox, substrate doping Nb, 
and source-drain with junction depth Xj. In advanced VLSI circuits, NMOS 
(p-type body with n+ source-drain) and PMOS (n-type body with p+ source-
drain) are used together and is called the complementary MOS transistor.
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4.2.1 Basic Features of MOSFET Devices
A 2D cross section of an advanced CMOSFET (CMOS field-effect transistor) 
structure along with its basic technology parameters is shown in Figure 4.2 [6]. 
It is observed from Figure 4.2 that the basic device engineering includes: (1) gate 
engineering to integrate dual-polysilicon (degenerately doped n+ and p+) gates 
or work function engineering for metal gate, (2) channel engineering with 















An ideal structure of a four-terminal MOSFET device; here Vg, Vs, Vd, and Vb are the gate, 
source, drain, and body terminals, respectively; and W and L are the channel width and channel 
length of the device, respectively.
Gate engineering: Dielectric Gate engineering: Stack
– Ultra-thin gate oxide – Dual-poly/poly-depletion
– Interface properties
– Ultra-shallow extensions– Nonuniform channel doping
– Low-diffusivity impurities




– Strain engineering (PMOS)


















A typical 2D-cross section of an ideal advanced CMOS device showing major technology elements. 
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with impurities same as the well type, (3) halo implants with impurities same 
as the well type, and (4) source-drain (S/D) engineering to implant S/D with 
impurities opposite to the well-type. The channel engineering with Vth adjust 
implant produces vertically nonuniform  channel doping profile and S/D 
engineering with halo implants produces laterally  nonuniform channel dop-
ing profile in advanced bulk MOSFET devices [7–11].
A MOSFET structure shown in Figures 4.1 and 4.2 can be characterized 
by different circuit elements and current flow between source-drain ter-
minals as shown in Figure 4.3. Figure 4.3a shows that a MOSFET structure 
includes parasitic source, drain, and gate resistances Rs, Rd, and Rg, respec-
tively; and parasitic pn-junctions from body to source and from body to 
drain [12]. Figure 4.3b shows the small signal capacitances associated with 
a MOSFET structure. The capacitances include intrinsic source, drain, and 
body capacitances CGS, CGD, and CGB, respectively, with reference to source 
and the extrinsic gate overlap capacitances CGSO, CGDO, and CGBO with source, 
drain, and body, respectively, with reference to the gate and the junction 
capacitances CjS and CjD due to body to source and body to drain pn- junctions, 



























Basic features of MOSFETs: (a) basic circuit elements and current flows and (b) intrinsic and 
extrinsic parasitic capacitance elements.
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4.2.2 MOSFET Device Operation
A MOSFET device has three modes of operation such as accumulation, 
 depletion, and inversion similar to an MOS capacitor system. Therefore, the 
theory developed for an MOS capacitor system can be directly extended to 
MOSFETs by considering the channel potential due to the lateral electric 
field from the source to drain terminals of the structure shown in Figure 4.1.
In conventional MOSFET device operation, the source is used as the reference 
terminal with bias Vs = 0 and a drain voltage Vds with reference to the source 
is applied to the drain so that the S/D pn-junctions are reverse biased. Under 
this biasing condition, the body or substrate current, Ibs = 0, and the gate cur-
rent, Igs = 0. The gate bias, Vgs, controls the surface carrier densities. A certain 
value of Vgs, referred to as the threshold voltage (Vth), is required to create the 
channel inversion layer. The parameter, Vth is determined by the properties of 
the structure. Thus, with reference to source potential,
• For Vgs  <  Vth, the MOSFET structure consists of two back-to-back 
 pn-junctions and only leakage currents (~Io of S/D pn-junctions) flow 
from source to drain of the device, that is, Ids ~ 0;
• For Vgs > Vth, an inversion layer exists, that is, a conducting channel exists 
from the drain to source of the device and a drain current Ids will flow.
The body or bulk terminal allows modulating the inversion layer from the 
bottom by body bias, Vbs, as well as from the top by Vgs to offer more flex-
ibility of devices at circuit operation. In normal MOSFET operation, Vbs is 
applied to reverse bias the source-drain pn-junctions.
4.3 MOSFET Threshold Voltage Model
All MOS capacitor equations derived in Chapter 3 are valid for large L and 
large W MOSFETs with proper consideration of the lateral electric field, Ey, 
due to the applied drain bias, Vds, as shown in Figure 4.4.
Let us consider the source potential Vs  =  0 as the reference voltage for 
MOSFETs. Due to the applied Vds, the surface potential, fs, is a function of 
location, y, along the channel such that fs = fs(y). Therefore, a channel poten-
tial, Vch(y), exists along the channel from the source to drain such that
 V y
V y














           at  
  at  
0
 (4.1)
Similar to an MOS capacitor, a MOSFET Vth model is obtained by solving 
Poisson’s equation relating the charge density, ρ, to the electrostatic potential 
f (or, electric field E) given by
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Generally, a MOSFET is a 3D (three-dimensional) problem; however, for all 
practical purposes (except for very small W and L), we can treat the system 
as a 2D problem in the x and y directions only. We can further convert the 2D 
problem to 1D (one-dimensional) by a set of simplifying assumptions. First 
of all, we assume that the variation of the electrical field Ey in the y direction 
along the channel is much less than the corresponding variation of the elec-






















Equation 4.3 is referred to as the gradual channel approximation (GCA) [2]. 
Therefore, like an MOS capacitor, we solve for f in the x direction along the 
depth of the channel only to obtain the total charge, Qs, in the semiconduc-
tor. For MOSFETs in inversion (fB < fs < 2fB), the total charge Qs = Qs(y) due 
to the channel potential Vch(y) can be derived from the MOS capacitor theory 
(Equation 3.52). In Equation 3.52, we observe that for fs  >  0, exp(−fs/vkT) is 
negligibly small, the term “−1” is negligibly small since exp(fs/vkT) >> −1 in 
strong inversion, and the term (−fs/vkT) is negligibly small in weak inversion. 
Therefore, from Equation 3.52, Qs(y) for MOSFETs at inversion can be shown as
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Schematic 2D cross section of an n-channel MOSFET showing the biasing conditions and the 
coordinate system; x, y, and z represent the  distances along the depth, length, and width of the 
device, respectively.
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where we have used n N vi b B kT2 2 2/ exp= −( )φ  from Equation 3.41, and defined
 f y V y y v es B ch s kT
y V y vs B ch kTφ φ φ φ φ( ), , ( ) ( ) ( ) ( ) /( ) ≡ + ( ) − −( )2 
1 2/
 (4.5)
Now, from Equation 3.23, the gate voltage Vgb with reference to bulk can be 
represented as






= + −φ ( )
( )
 (4.6)
Substituting for Qs(y) from Equation 4.4 to Equation 4.6, we can show
 V V y
K qN
C




y V y vs B ch k= + + + − −( )φ
ε
φ φ φ( ) ( ) ( ( ) ( ) /






Conventionally, strong inversion is defined at fs  =  2fB. Therefore, assuming 
Vds ≅ 0, we get from Equation 4.1, Vch(y) ≅ Vsb. Then the surface potential, fs(y), 
at strong inversion due to Vsb is a constant along the channel and is given by
 φ φ φs s B sby V( ) = = +2  (4.8)
Thus, under the condition Vds ≅ 0, substituting for fs(y) from Equation 4.8 and 
Vch(y) = Vsb in Equation 4.4, we get:
 
Q y K qN V v es si b B sb kT
V V vB sb B sb kT( ) /= − +( ) + ( ) +( )− −( )2 20 2 2ε φ φ φ 




K qN Vsi b B sbε φ
 (4.9)











fb B B sb
= = + + +( )










where the parameter γ strongly depends on channel doping concentration 









Thus, from Equation 4.10, the threshold voltage for long channel devices is 
given by
 V V Vth fb B B sb= + + +( )2 2φ γ φ  (4.12)
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where from Equation 3.15, Vfb = fms − Qo/Cox. Now, if the body bias Vbs = Vsb = 0, 
then from Equation 4.12, the threshold voltage without body bias is given by
 V Vth fb B B0 2 2= + +φ γ φ  (4.13)
Combining Equations 4.12 and 4.13, we get the expression for threshold voltage 
at any biasing condition as
 V V Vth th B sb B= + +( ) −( )0 2 2γ φ φ  (4.14)
Equation 4.14 is the general expression for Vth of MOSFETs in inversion 
 condition. The body effect parameter γ depends on the gate oxide thickness 
and channel doping concentration. Figure  4.5 shows the effect of Tox and 
Nb on γ.
4.4 MOSFET Drain Current Model
In order to obtain the device characteristics of MOSFETs, let us consider 
an n-channel MOSFET (nMOSFET) device with uniformly doped substrate 
concentration Nb (cm−3), the structure and dimensions of which are shown 
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Effect of gate oxide thickness Tox and channel concentration Nb on body coefficient of long 
channel MOSFETs.
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geometry device so that the short channel and narrow width effects can be 
neglected. We will develop a generalized large geometry MOSFET drain 
current model using several simplifying assumptions.
4.4.1 Drain Current Formulation
In general, the static and dynamic characteristics of a semiconductor device 
under the influence of external fields can be described by the following three 
sets of coupled differential equations
 1. The Poisson’s equation for electrostatic potential ϕ is described in 
Equation 4.2 and is given by






ρ is the charge density
Ksi is the dielectric constant of silicon
ε0 is the permittivity of free space
 2. The current density equations for electron current density (Jn) and 
hole current density (Jp),
 
J q nE qD n













































Schematic of an nMOSFET device showing different biases and reference direction; x, y, and z 
 distance into the silicon, along the channel, and along the channel width of the device, respectively. 
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where:
n and p represent the electron and hole concentrations, respectively
q is the electronic charge
E is the electric field
fn and fp are the electron and hole quasi-Fermi potentials, respec-
tively, in nonequilibrium condition
μn and μp are the electron and hole mobilities, respectively.
 The total current density (J) flowing through the device is given by 
J = Jn + Jp.




= ∇ − +
∂
∂
















In Equation 4.18, Gn and Gp are the generation rates for electrons and holes, 
respectively, whereas Rn and Rp represent the recombination rates for  electrons 
and holes, respectively.
As pointed out in Section 4.3, modeling of a MOSFET device is a 3D 
 problem; however, for all practical purposes (except for small geometry 
devices), we can treat a MOSFET device as a 2D problem in the x and y 
directions only (Figure  4.6). Even as a 2D problem, the mathematical 
expressions are fairly complex and can only be solved exactly using numer-
ical techniques used in 2D/3D device simulators including MEDICI [14], 
MINIMOS [15], Sentaurus Device [16], and ATLAS [17]. However, in order 
to obtain simplified analytical solutions for circuit CAD, we make a num-
ber of valid simplifying assumptions to develop compact device equations 
that accurately describe the behavior of semiconductor devices in circuit 
operation.
Now, we make a number of valid simplifying assumptions to develop a 
generalized expression for drain current, Ids, of large  geometry MOSFETs on 
a uniformly doped substrate as described below: 
Assumption 1: We assume that the variation of the electric field Ey in the 
y direction (along the channel) is much less than the corresponding 
variation of the electric field Ex in the x direction into the substrate. 
Thus, as discussed in Section 4.3, here again, we assume GCA [2] 
so that we need to solve only 1D Poisson’s equation described in 











= − ( )  (4.19)
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 2D numerical analysis shows that the GCA is valid for most of the 
channel length except near the drain end of the channel region. 
Near the drain end of the channel, the longitudinal electric field Ey 
is comparable to the transverse electric field Ex even for long chan-
nel devices and GCA breaks down. In spite of its failure near the 
drain end, the GCA is used as it reduces the system to a 1D current 
flow problem. The fact that we have to solve only a 1D Poisson’s 
equation means that the charge expressions developed in Chapter 3 
for an MOS capacitor system could be used for an MOS transistor, 
with the modification that charge and potential will now be position 
 dependent in the y direction.
Assumption 2: Assume that only minority carriers contribute to Ids; 
for example, for an nMOSFET device, the hole current can be 
neglected. In nMOSFETs, the majority carrier holes are created by 
impact ionization and become important in describing the device 
characteristics in the avalanche or breakdown regime. However, 
in the normal operation range of MOSFET devices, the drain 
current does not include breakdown regime, and therefore, the 
assumption that the current in MOSFETs is due to the minority 
carriers is valid under the normal biasing conditions, for example, 
for nMOSFETs Vds ≥ 0 and Vbs ≤ 0. Thus, the drain current model 
needs to consider only the minority carrier current density, Jn, for 
nMOSFET devices.
Assumption 3: Assume there are no generation and recombination of car-
riers, that is, for an nMOSFET device Rn = 0 = Gn. Then  considering 
only the static characteristics of the device, the continuity  equation 
4.18 becomes
 ∇ =⋅ Jn 0  (4.20)
 This implies that the total drain current Ids is a constant at any point 
along the channel of the device.
Assumption 4: Assume that the current flows in the y direction along 
the channel only, that is, dfn/dx = 0. Thus, the electron quasi-Fermi 
potential, fn, is a constant in the x direction. Then from Equation 4.17, 
the electron current density is given by
 J x y qn x y x y
y
n n
n( , ) ( , ) ( , )= −
∂
∂
µ φ  (4.21)
 Since the cross-sectional area of the channel in which the current 
flows is the channel width, W, times the channel length, L, integrat-
ing Equation 4.21 across the depth x and width z, we get Ids at any 
point y in the channel as
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 I y W qn x y x y
y
dxds n













 where μn in Equation 4.22 is the channel electron surface mobility for 
nMOSFETs, often referred to as the surface mobility μs in order to dis-
tinguish it from the bulk mobility deep into the substrate described 
in Section 2.2.5.1. In the rest of the discussion, we will replace μn by 
μs to emphasize that the inversion layer mobility we deal with for 
MOSFET devices is the surface mobility.
  In MOSFET devices, the application of source and drain voltages 
relative to the substrate results in a lowering of the quasi-Fermi level 
Fn (or potential fn) at the source end of the device by an amount qVsb, 
and the drain end of the device by an amount q(Vsb + Vds), relative 
to equilibrium Fermi level Ef in the substrate. It is this difference 
in fn between the source and drain that drives the electrons down 
the channel. Now, the channel potential Vch(y) at any point y in the 
 channel in Figure 4.7 is given by
















Energy band diagram of an nMOSFET device shown in Figure 4.6; Ec, Ev, and Ei represent the 
bottom of the conduction band, top of the valence band, and intrinsic band, respectively, of the 
p-type substrate; Efn and Efp are the quasi-Fermi level of electrons and holes, respectively; qVch 
is the channel potential due to the difference in Efn − Efp caused by the  difference in source and 
drain potentials. 
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  At the source end of the channel, Vch(0) = 0, and at the drain-end of 
the channel, Vch(L) = (Vsb + Vds). Thus, compared to the case of an MOS 
capacitor, the quasi-Fermi potential is lowered by an amount Vch(y) at 
the surface region of a MOSFET device. As a result, the surface electron 
concentration (ns) is lowered by a factor exp(−Vch(y)/vkT). Then following 
the derivation of minority carrier density expression (Equation 3.42) 
for an MOS capacitor, we can write the minority carrier surface elec-
tron concentration at any point y in a MOSFET device as















 where the parameters have their usual meanings as defined in 
Section 3.4.1. The minority carrier concentration changes due to 
the applied bias; however, the majority carrier hole concentration 
does not change with bias, and therefore, following MOS capacitor 
Equation 3.39, we can write for the majority carrier concentration in 
MOSFETs as p = Nbexp[(−f(y)/vkT].
  Then using Equation 4.23, Equation 4.22 can be written as:
 I y W
dV y
dy









Assumption 5: For the simplicity of long channel Ids calculation, we 
assume μs = constant at some average gate and drain electric field; 
however, μs depends on both Ex and Ey, as we will discuss in Chapter 5. 
With this assumption, we can write Equation 4.25 as:
 I y W
dV y
dy
qn x y dxds s
ch( )
( )





 Now, we define Qi as the mobile minority carrier charge density, that is





 Using Equation 4.27 in Equation 4.26, we get the general expression 
for Ids(y) as
 I y dy W Q y dV yds s i ch( ) ( ) ( )= µ  (4.28)
 Again, assuming GCA is valid along the entire length of the chan-
nel, we get after integrating Equation 4.28 along the channel length 
from y = 0 to y = L 
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 I W
L












∫µ ( )  (4.29)
 Equation 4.29 is the general expression for Ids flowing through 
a MOSFET device. In order to calculate Ids, we need to calculate 
the mobile inversion charge density Qi(y) in the channel region. 
A number of Ids models have been developed depending on differ­
ent approaches to compute Qi(y). We will discuss some of the early 
 generation of compact models in the following section to appreciate 
the rigor of the advanced industry standard compact models.
4.4.2 Pao-Sah Model
In this model, Qi(y) is calculated numerically by integrating the electron 
concentration in the x direction. In order to evaluate Qi(y), let us change 
the variable of integration in Equation 4.27 from x to ϕ and integrate from 
ϕ(x = 0) = ϕs to ϕ(x = ∝) = ϕB so that

















ϕs is the surface potential (at x  =  0) and is position dependent due the 
applied voltage between the source and drain
Since the inversion layer is formed when the minority carrier concentration 
exceeds the majority carrier concentration, that is, ϕ  ≥  ϕB, the upper limit 
of  integration is ϕB where the inversion layer ends. In Equation 4.30, 
(dϕ/dx)−1 = –1/Ex, where Ex is the vertical electric field along the depth of the 
channel. In order to obtain Qi(y) from Equation 4.30, we need to  determine 
the electron concentration along the channel n V ychφ, ( )( ) and the  variation 
of potential representing the inverse of the vertical electric field (dϕ/dx)−1 = –1/Ex 
along the depth of the channel.
Derivation of n(ϕ,Vch(y)): As pointed out earlier, we can use MOS capacitor 
equation with appropriate modification to include the channel potential 
Vch(y) to account for the applied drain bias in MOSFETs. Therefore, consid­
ering the channel potential, Vch(y), due to the applied Vds in Equation 3.42, 
we can write the expression for the inversion carrier at a point y along the 
 channel as
 n y N e n V yb
y V y v
ch
B ch kT( ) , ( )( ) ( ) /= ≡ ( )− −( )φ φ φ2  (4.31)
Derivation of (dϕ/dx)−1: From Gauss’s law given in Equation 2.61, the total ind­
uced charge in the p­type semiconductor of an nMOSFET device is given by
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where we have used E d dxs = −( )φ/  in Equation 4.32. Again, repeating 
Equation 4.4 for Qs(y) of an nMOSFET device, we get
 Q y K qN f y V ys si b s B ch( ) ( ), , ( )= − ( )2 0ε φ φ  (4.33)











φ φ= − ( )2
0
, , ( )  (4.34)
Now, substituting for n(f, Vch(y)) and (df/dx)−1 from Equations 4.31 and 4.34, 
respectively, into Equation 4.30, we can show
 Q y









, , ( )












Equation 4.35 is the generalized expression for the inversion charge Qi(y) 
in a MOSFET device. Then substituting for Qi(y) from Equation 4.35 to 







d dVds s ox
s B ch
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In Equation 4.36, we have used γ ε= 2 0qK N Csi b ox  and γ is defined in 
Equation 4.11 as the body effect coefficient. Equation 4.36 was fist derived by 
Pao and Sah [2] and is called the Pao-Sah or double integral model for MOSFET 
devices. Equation 4.36 can only be solved numerically using fs from Equation 
4.7 given by
 V V y y v egb fb s s kT
y V y vs B ch kT= + + +







As we can see Equation 4.37 is an implicit equation in fs and must be solved 
for a given bias condition using an iterative procedure. The Pao-Sah model 
given by Equation 4.36 provides a unified description of both the drift and 
diffusion components of Ids and is valid in all regions of a MOSFET device 
operation. However, due to long computation time to generate I–V character-
istics by solving double numerical integration along with the iterative solu-
tion of fs at each bias point, the model is too complex and unsuitable for 
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circuit CAD. Therefore, various simplifications of Pao­Sah model have been 
used to develop computationally efficient compact models suitable for circuit 
analysis [3–5,12–22]. Pao­Sah model is used to benchmark the accuracy of 
other simplified models.
4.4.3 Charge-Sheet Model
In order to derive an accurate and simplified Ids model from the generalized 
Equation 4.29, let us assume that the inversion layer is a sheet of charge with­
out any finite thickness. Then assuming that the depletion approximation is 
valid, we can show from Equation 3.64 that the induced depletion charge in 
terms of the body factor γ is given by
 Q y C yb ox s( ) ( )= −γ φ  (4.38)
Again, from Equation 4.6, the expression for the total charge in the semicon­
ductor is given by
 Q y C V V ys ox gb fb s( ) ( )= − − − φ  (4.39)
We know that Qi(y) = Qs(y) − Qb(y); therefore, from Equations 4.38 and 4.39, 
the expression for the sheet of inversion charge with zero thickness is given by
 Q y C V V y yi ox gb fb s s( ) ( ) ( )= − − − −

φ γ φ  (4.40)
Rearranging Equation 4.28, using Equations 4.38 and 4.40, Brews [5] showed 
that the total drain current can be expressed as
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where Ids1 and Ids2 are given by
 



















We know that under the lateral electric field E(y) from the source to drain 
along the channel, the electrons move with a drift velocity vd and the drain 
current due to drift of electrons is given by
 I W J W nqv WQ E y WQ d
dy
Ids d i s i s s ds( ) ( )drift drift= ( ) = ( ) = = − =µ µ φ 1  (4.43)
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where n is the inversion layer electron concentration for nMOSFETs, q is the 
electronic charge so that Qi = nq and vd = μsE(y) = –μs(dfs /dy).
Again, if the electron transport is due to the concentration gradient (dn/dy) 
along the channel, then from Fick’s first law of diffusion (Equation 2.39), 
the electron diffusion current along the channel is given by
















dsµ = 2 (4.44)
where we have used Einstein’s relation Dn/μs = kT/q = vkT. Thus, we find that 
the total drain current in a MOSFET device is the sum of the drift and dif-
fusion components Ids1 and Ids2 as given by Equations 4.43 and 4.44, respec-
tively. In general, Ids1 and Ids2 are coupled differential equations and cannot 
be integrated separately. However, for simplicity of compact device model-
ing, we solve each component separately under the appropriate boundary 
conditions and add them together to obtain the expression for the total drain 
current Ids.
4.4.3.1 Drift Component of Drain Current
Substituting for Qi from Equation 4.40 to Equation 4.43, we get for the drift 
component of the drain current as
 I y WC V V y y
d y
dy
ds s ox gb fb s s
s
1( ) ( ) ( )
( )
= − − −

µ φ γ φ
φ
 (4.45)

















0 0  at  
  at  
 (4.46)
where:
fs0 and fsL represent the surface potential at the source end and at the drain 
end of the channel, respectively, as shown in Figure 4.8
Therefore, using the boundary condition from Equation 4.46, we get from 
Equation 4.45
 I y dy WC V V y y d yds
L









After integration and simplification, we get the drift component of the drain 
current in MOSFETs as














where, fs0 and fsL are the surface potentials as shown in Figure 4.8 and are com-
puted iteratively for each bias point from the surface potential Equation 4.37.
4.4.3.2 Diffusion Component of Drain Current
From Equation 4.44, we get for the diffusion component of the drain current 
using the boundary condition from Equation 4.46 as











Substituting for Qi from Equation 4.40 in Equation 4.49, we can show

























Therefore, after integration and simplification, we get for diffusion compo-




vds s ox kT sL s sL s2 0 1 2 01 2= −( ) + −( ) µ φ φ γ φ φ/ /  (4.51)
In order to solve Ids1 and Ids2 from Equations 4.50 and 4.51, respectively, we 
obtain fs0 at y = 0 at the source end and fsL at y = L at the drain end of the 
MOSFET channel from Equation 4.37. The total current is obtained by add-
ing Equations 4.48 and 4.51. The values of fs0 and fsL required to calculate 













MOSFET device structure showing the boundary conditions to solve current equations for the 
drift and diffusion components of the drain currents; fs0 and fsL are the surface potentials at 
the source end (y = 0) and drain end (y = L) of the channel, respectively. 
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Using the boundary conditions (Equation 4.52) in Equation 4.37, we can show 
that the implicit equations for fs0 and fsL are given by
 φ γ φ φ φs gb fb s kT
V vV V v e s B sb kT0 0
20= − − + − −( )  (4.53)
 φ γ φ φ φsL gb fb sL kT
V V vV V v e sL B sb ds kT= − − + − − +[ ]2 ( )  (4.54)
From Equations 4.48 and 4.51, we find that both the drift and diffusion 
components of Ids depend on (fsL − fs0). In weak inversion, fs0 ≈ fsL, so that 
even small errors in the values of fs0 and fsL can lead to a large error in Ids2. 
Therefore, an accurate solution is required for the surface potential, particu-
larly for weak inversion conditions. In reality, the accuracy of calculation for 
fs must be ~1 × 10−12 V. The implicit Equation 4.37 can be solved iteratively 
as well as by using Taylor series expansion [23] to obtain fs0 and fsL at each 
biasing condition.
Figure 4.9 shows the total drain current Ids and its components Ids1 and Ids2 
as function of Vgb at Vdb = 3 V and Vsb = 1 V. Figure 4.9 shows that in strong 
inversion, Ids ≈ Ids1, and therefore, the total current is mainly due to the drift of 
electrons due to Vds. In weak inversion, Ids ≈ Ids2, and the current is mainly due 
to diffusion of minority carriers from the source end to the drain. However, 
there is a region between the weak inversion and the strong inversion, called 
moderate inversion, where both the drift and diffusion components are impor-
tant. The width of the moderate inversion in terms of voltage is several tenths 
of a volt [24,25]. It is shown that the lower limit of fs ≡ fmL in the moderate 
inversion is ~(2fB − vkT), whereas the upper limit fs = fmU ~ (2fB + 6vkT). And, 
the corresponding values for Vgb are VgbL and VgbU, respectively, are obtained 
from Equation 4.37 by solving for fs = fmL and fmU, respectively.
The comparison of Ids − Vds characteristics shows that the Brews charge-
sheet model predicts Ids within 1% of that calculated using the Pao-Sah model 
under most operating conditions [13]. Although, the charge-sheet model is 
simpler compared to the Pao-Sah model, it still requires time-consuming 
iterations to calculate fs0 and fsL. Therefore, it is computationally intensive. 
Hence, in spite of its advantages, this model has not been widely used in real 
circuit CAD until the development and release of the Hiroshima University 
STARC IGFET Model (HiSIM) [26] in 2006. HiSIM basic current equations are 
based on Brews charge-sheet model.
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Though the Pao-Sah and charge-sheet models are complete and most accurately 
describe MOSFET device characteristics, they are complex and computationally 
inefficient for circuit CAD. Therefore, simplified analytical compact drain cur-
rent models have been developed from the generalized drain  current (Equation 
4.29) based on additional approximations to circumvent solving the implicit 
Equation 4.37 for calculating fs. This is achieved by separately modeling each 
distinct regions of device operation with appropriate boundary conditions. The 
most commonly used boundary between the weak and strong inversion regions 
is the threshold voltage, Vth. Based on this approach, we will develop a current 
equation for strong inversion region and the other for weak inversion region of 
device operation to analyze each region independently. Note that the Pao-Sah 
and charge-sheet models model the entire range of device operation and have 
completely natural transitions between different regions. The regional models, 
also known as the piece-wise multisectional models, are most commonly used for 
circuit CAD because of their simplicity and computational efficiency. In the fol-
lowing section, we will develop the first-order piecewise model for large geom-
etry devices and subsequent improvement of the basic models for improved 
accuracy. In Chapter 5, we will develop more accurate compact  industry 
 standard models for short channel VLSI devices for circuit CAD.
4.4.4 Regional Drain Current Model
Equation 4.29 represents the generalized expression for Ids that is derived 
using five appropriate assumptions to include both the drift and diffusion 


















Ids = Ids1 + Ids2
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FIGURE 4.9
Drain current as a function of gate voltage obtained by charge sheet model; the plots are 
obtained for nMOSFET devices with W/L = 1 and Tox = 600 nm for biasing condition Vfb = −1 V, 
Vsb = 1 V, and Vdb = 3 V. 
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∫µ ( )  (4.55)
In order to derive simplified regional compact MOSFET models for circuit 
CAD, we will make further simplifying assumptions.
Assumption 6: Let us assume that the diffusion current is negligibly 
small so that the current flow along the channel in the device is only 
due to the drift of minority carriers by the applied drain voltage, Vds. 
This is a fairly good assumption provided the device is in strong 
inversion; that is, the gate voltage is greater than the threshold volt-
age (Vgs > Vth or fs > 2fB). If the diffusion current is neglected, then 
from Equation 4.16 we can write for an nMOSFET device












where we can safely use ∂ ∂( ) = ∂ ∂( )φ φn sy y/ / , that is, the gradients of 
quasi-Fermi potential and surface potential along the channel are 
the same in strong inversion. Therefore, for nMOSFET devices at 
strong inversion, we can write
 φ φs s chy V y( ) ( ) ( )= +0  (4.57)
where:
fs(0) is the surface potential at y = 0 (source end)
For the simplicity of calculation, it is more convenient to express the 
channel potential in terms of the source potential, Vsb and channel 
voltage V(y) at any point y in the channel due to the applied drain 
voltage Vds so that
 V y V V ych sb( ) ( )= +  (4.58)
where V(y) now varies from 0 at L = 0 at the source end to Vds at y = L 
at the drain end of the channel. Then using Equation 4.58, at strong 
inversion (fs = 2fB), Equation 4.57 can be expressed as
 φ φs B sby V V y( ) ( )= + +2  (4.59)
where fs(0)  =  2fB at strong inversion, and V(y) varies from 0 at the 
source end to Vds at the drain end. Now, substituting Equation 4.59 
in 4.56, we get
 J y qn x y E y qn x y x y dV
dy
n s s( ) ( , ) ( ) ( , ) ( , )= = −µ µ  (4.60)
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And, therefore,
 I y W
dV
dy





We know that the minority carrier charge density, Qi, is given by





Then using Equation 4.62 in Equation 4.61, we get the simplified expression 
for Ids(y) as
 I y dy W Q y dV yds s i( ) ( ) ( )= µ  (4.63)
Again we assume that GCA is valid along the entire length of the channel; 











 ∫µ ( )
0
 (4.64)
Equation 4.64 is the simplified drain current equation for Ids expression to 
develop compact MOSFET model for circuit CAD in the different regions 
of device operation. Thus, to calculate Ids in a MOSFET device, we need to 
calculate Qi. In the following section, we will derive simple and more useful 
expression for Qi using charge balance equation given by Equation 4.40.
4.4.4.1 Core Model
In terms of source as the reference terminal, the expression for inversion 
charge Qi(y) in Equation 4.40 can be expressed as
 Q y Q y Q y C V V V y Q yi s b ox gs sb fb s b( ) ( ) ( ) ( ) ( )= − = − + − −  −φ  (4.65)
Linear Region Operation: In order to develop the linear region Ids model, we 
substitute for fs(y) from Equation 4.59 into Equation 4.65 to obtain inversion 
charge at strong inversion as
 Q y C V V V y Q yi ox gs fb B b( ) ( ) ( )= − − − −  −2φ  (4.66)
And, substituting fs(y) from Equation 4.59 into Equation 4.38, we get for the 
depletion charge
 Q y C V V yb ox B sb( ) ( )= − + +γ φ2  (4.67)
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Assumption 7: For a first-order model, we assume that Qb is a constant 
along the length of the channel, independent of the applied drain 
voltage Vds so that fs(y) = 2fB + Vsb is a constant along the length of 
the channel. Therefore, Equation 4.67 can be approximated to
 Q y C Vb ox B sb( ) ≅ − +γ φ2  (4.68)
Now, substituting for Qb(y) from Equation 4.68 into Equation 4.66, we get 
after simplification
 Q y C V V V V yi ox gs fb B B sb( ) ( )= − − + + +( ) − 2 2φ γ φ  (4.69)
In Equation 4.12, we have shown that V V Vth fb B B sb= + + +( )2 2φ γ φ ; therefore, 
we can express Equation 4.69 as
 Q y C V V V yi ox gs th( ) ( )= − − −   (4.70)











 − − ∫µ ( )
0
 (4.71)






















This current equation was derived by Sah [27] and later used by Shichman 
and Hodges [28] for modeling MOSFET devices in circuit simulation. This is 
known as the Simulation Program with Integrated Circuit Emphasis (SPICE) 
MOS Level 1 model. The factor μsCox is a model parameter and is referred to 
as the process transconductance, κ, so that
 κ µ= s oxC  (4.73)
The parameter κ describes the effect of process variation in the drain 
current. Also, κ(W/L) is called the gain factor of a MOSFET device and is 
defined as









For small Vds ≤ (Vgs − Vth) ≤ 0.1 V, Equation 4.72 can be approximated using β 
from Equation 4.74 as
 I V V V V Vds gs th ds gs th≅ −  >β ;  (4.75)
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Equation 4.72 shows that Ids varies linearly with Vds. Consequently, this 
region of MOSFET device performance is called the linear region operation. 
From Equation 4.75, we get
 
V
I V V V
Rds







Rch is called the channel resistance and is the effective resistance between 
the source and drain regions of MOSFET channel
Note that Rch varies linearly with (Vgs − Vth) ≡ Vgst. Vgst is referred to as the effec-
tive gate voltage or gate over drive voltage. Thus, MOSFET devices are sometime 
referred to as the voltage-controlled variable resistors.
Figure 4.10 shows Ids versus Vds plots for different values of Vgs as calcu-
lated from Equation 4.72. It is seen from Figure 4.10 that for a given value 
of Vgs, the drain current Ids initially increases with increasing Vds, reaches a 
peak value and then begins to decrease with further increase in Vds. This 
decrease in Ids for higher values of Vds is in contrast to the experimental 
observation, which shows saturation of Ids at its peak value with further 
increase in Vds. The discrepancy between the measured and computed value 


















Ids @ Vgs = 2 V
Ids @ Vgs = 3 V
Ids @ Vgs = 4 V
Ids @ Vgs = 5 V





The current voltage characteristics of an nMOSFET device using Equation 4.72 with Tox = 20 nm, 
W/L = 1, Vth = 0.7 V, and electron mobility = 600 cm2 V−1 sec−1; the dashed line shows the satura-
tion drain voltage, Vdsat for each gate voltage. 
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 − − µ      (4.77)
We know that at the point of inflexion, that is, at the peak location of Ids − Vds 
plot, the slope of Ids versus Vds plot, dI dVds ds/ = 0. Therefore, equating Equation 
4.77 to zero, we get
   V  V Vds gs th= −  (4.78)
Equation 4.78 shows the condition at which Ids peaks. Now, at this condi-
tion, let us find the inversion charge density at the drain end of the channel 
Qi(y = L) under the biasing condition of Equation 4.78.
We know that at the drain end of MOSFET channel, y  =  L, V(y)  =  Vds. 
Then substituting for V(y) = (Vgs − Vth), in Equation 4.70, the channel charge 
Qi(y = L) at the drain end of the channel is given by
 Q y L C V V V Vi ox gs th gs th( ) ( )= = − − − −   = 0 (4.79)
This value of Qi(L)  =  0 implies that at Vds  =  Vgs  −  Vth, the channel does 
not exist at the drain end of the device. And, the maximum value of V(y) 
will be at the drain end of the channel where V(y) = Vds; therefore, when 
Vds ≥  (Vgs − Vth), we find Qi =  0 at the drain end of the channel. In other 
words, once the peak current is reached, the GCA (assumption 1) fails and 
Equation 4.72 is no longer valid for Vds ≥ (Vgs − Vth). And, therefore, we need 
to derive a separate expression for drain current in the saturation region 
for Vds ≥ (Vgs − Vth).
Device Saturation: The physical understanding of the mathematical inter-
pretations of Equations 4.78 and 4.79 can be achieved by analysis of device 
operation under varying Vds for a certain value of (Vgs − Vth) > 0, that is, at 
strong inversion as shown in Figure 4.11. In deriving Ids Equation 4.72, it is 
assumed that an inversion layer exists along the channel from the source end 
to drain end as shown in Figure 4.11a. This is only true for Vgs ≥ Vth with very 
low value of Vds < 100 mV. For a given value of Vgs, when Vds = (Vgs − Vth), 
Equation 4.79 shows that the value of Qi at the drain end drops to zero. This 
implies that the channel is pinched off at the drain end with Qi(L) approaching 
to zero as shown in Figure 4.11b. And, consequently, the magnitude of the 
vertical electric field Ex approaches to that of the lateral electric field Ey at the 
pinch-off point.
The drain voltage at which the channel pinch-off occurs at the drain end 
is called the pinch-off or saturation voltage, Vdsat. The corresponding drain 
current at Vdsat is called the saturation drain current Idsat or device on cur-
rent Ion. From Equations 4.78 and 4.79, the condition for pinch-off (Qi = 0) is 
(dIds/dVds) = 0, that is, at pinch-off point the slope of Ids − Vds characteristics 
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becomes zero. At the pinch-off point, Ex = Ey, and when Ey > Ex, the mobile 
carriers are pushed off the surface near the drain region creating drain 
depletion or pinch-off region as shown in Figure 4.11c. Then from Equation 
4.78, the pinch-off voltage, commonly referred to as the saturation drain 
voltage, Vdsat is given by
 V V Vdsat gs th= –  (4.80)
Equation 4.80 shows that the pinch-off voltage Vdsat equals the effective gate 





























Schematic diagram of an nMOSFET device at strong inversion showing channel pinch-off as 
Vds is increased; (a) an inversion layer connects the source and drain, Vds < Vdsat and (b) at the 
onset of saturation, the channel pinches off at the drain end, Vds = Vdsat, and (c) the pinch-off 
point P moves toward the source. 
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dash curve. Then substituting for Vds = Vdsat from Equation 4.80 in Equation 4.72, 
we get the drain current Idsat at the pinch-off point as
 I V V V V V Vdsat gs th ds dsat gs th= −( ) = = −β
2
2
; at  (4.81)
Thus, the simplified compact model requires two separate expressions for 
Ids given by Equations 4.72 and 4.81 to model the MOSFET device charac-
teristics in strong inversion region in contrast to Pao-Sah and Brews models 
described earlier.
Saturation Region Operation: Thus, we find that for a given Vgs, as Vds 
increases the channel charge Qi decreases near the drain end, and when 
Vds = Vdsat = (Vgs − Vth), the channel is pinched off. For Vds > Vdsat, the pinched-
off region moves away from the drain end of the channel, widening the drain 
depletion region as shown in Figure  4.11c. Thus, as Vds increases beyond 
pinch-off, the pinched-off region ld between the channel pinch-off point 
P  and the n+ drain region causes the effective channel length to decrease 
from L to (L − ld). Since the channel can support only Vdsat, any voltage greater 
than Vdsat is absorbed by the ld region of the channel. Clearly, ld is bias-depen-
dent parameter, modulating the effective channel length (Leff = L − ld). This 
phenomenon is called the channel length modulation (CLM). For long channel 
devices with L >> ld, the drain current Ids remains approximately constant at 
Idsat for any Vds > Vdsat. Thus, to a first order, for Vds beyond the pinch-off value, 
the current Ids = Idsat and is given by Equation 4.81 and is repeated below:




The region of operation of the MOSFETs beyond pinch-off (Vds  >  Vdsat) is 
referred to as the saturation region because Ids ideally does not increase in 
this region. And, the region below Vdsat is called the linear region or triode 
region. Note that Equation 4.82 predicts that Ids in saturation varies as the 
square of the effective gate voltage and hence often referred to as the square 
law model of the MOSFETs. Equations 4.72, 4.80, and 4.82 when plotted 
together result the output characteristics of a MOSFET device as shown by 
the continuous lines in Figure 4.12.
Figure 4.12 shows that the calculated value of Ids by Equation 4.82 saturates 
beyond Vdsat. This is because Equation 4.82 is based on the assumption that 
the current is independent of Vds. In reality, Ids depends on Vds  >  Vdsat due 
to CLM due to the change in the effective channel length Leff = L − ld. Then 
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Equation 4.83 shows that as ld increases with the increasing Vds > Vdsat, the 
drain current increases. We can express Equation 4.83 as
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In general, ld << L; therefore, by series expansion we get, 1 1
1
− ( )  ≅ + ( )
−
l L l Ld d . 
Since ld increases with the increase of Vds, that is, l Ld  is directly proportional 
to Vds, we can write 1 1+ ( ) = +l L Vd dsλ . Then Equation 4.85 becomes
 I I Vds dsat ds= +( )1 λ  (4.86)
where:
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The current voltage characteristics of an nMOSFET device using Equations 4.72 and 4.82 with 
Tox = 20 nm, W/L = 1, Vth = 0.7 V, and electron mobility = 600 cm2 V−1 sec−1; the dashed line 
separates the linear and the saturation regions of MOSFET operation. 
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We notice from Equation 4.86 that when Vds = −1/λ, Ids = 0. This means that 
when Ids is extrapolated backward from the saturation region, it will inter-
sect the Vds axis at a value of −1/λ as shown in Figure 4.13. However, this 
is an ideal case and generally the value of λ is obtained by curve fitting 
the  measurement data to Equation 4.86 to minimize the error between the 
 measured data and model.
Equation 4.86 is a first-order approximation for modeling CLM effect in 
MOSFETs. It provides the basic feature of nonzero slope for the saturated 
drain current as shown in Figure  4.13. However, the use of Equation 4.86 
for calculating Ids in the saturation region results in a discontinuity of the 
current at Vds = Vdsat. The SPICE model Level 1 corrects for the discontinuity 
by multiplying the linear region current by the factor (1 + λVds). Other meth-
ods include use of mathematical smoothing functions to make the liner and 
saturation curve at the transition point at Vds = Vdsat.
To summarize, we have developed a first-order MOSFET model, which can 
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; 0 V V Vgs th ds
 (4.87)
In Equation 4.87, β depends on κ [Equation 4.73], W, L, and Cox [Equation 4.74] 
whereas, Vth depends on Vth0, 2fB, and γ [Equation 4.14]. Since Cox depends on 











A typical Ids − Vds characteristics of an nMOSFET device showing the effect of channel length 
modulation and CLM factor, λ.
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SPICE Level 1 model is derived based on the following assumptions:
 1. The GCA is valid
 2. Majority carrier current can be neglected (e.g., neglected hole current 
for nMOSFETs) 
 3. Recombination and generation are neglected
 4. Current flows in the y direction (along the length of channel) only
 5. Inversion carrier mobility μs is a constant in the y direction along the 
channel
 6. Current flow is due to the drift of minority carriers only (diffusion 
current is neglected)
 7. Bulk charge Qb is constant at any point in the y direction
The parameters of Level 1 MOSFET model for circuit CAD are shown in 
Table 4.1.
Although Equation 4.87 is derived for an nMOSFET device, the same expres-
sions apply for a p-channel MOSFET (pMOSFET) device once all polarities of 
voltages and currents are reversed. The accuracy of Level 1 model is very poor 
even for long channel (10 μm) devices. However, it is very useful for performing 
basic circuit analysis and developing design equations for circuit performance.
4.4.4.2 Bulk-Charge Model
The level 1 drain current model is useful for hand calculations; however, it is 
not accurate for circuit CAD because of the inherent simplifying assumptions 
in deriving the current model. In order to improve the modeling accuracy, first 
of all, we examine the effect of bulk charge Qb on Ids. In level 1, we assumed that 
Qb is a constant along the length of the channel. This means that the depletion 
width Xdm under the gate is a constant from the source to drain for all biasing 
conditions of Vds > 0. In reality, when Vds > 0, Xdm will increase as we move from 
the source toward the drain as shown in Figure 4.14. Consequently, it is more 
appropriate to consider the variation of bulk charge along the channel due to 
the applied drain bias from Equation 4.67. Then from Equations 4.66 and 4.67, 
the inversion charge density Qi(y) is given by
TABLE 4.1
Model Parameters for MOS Level 1 Compact Model
Device Parameter Level 1 Model Parameter Definition
Vth0 VTO Threshold voltage at zero body bias
κ KP Transconductance parameter
γ GAMMA Body factor
λ LAMBDA CLM factor
2|fB| PHI Bulk potential
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 Q y C V V V y V V yi ox gs fb B B sb( ) ( ) ( )= − − − − − + +

2 2φ γ φ  (4.88)
Substituting Equation 4.88 in Equation 4.64 and integrating from V(y) = Vsb at 
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Equation 4.89 accounts for the bulk-charge variation in the depletion region 
of MOSFETs. The linear region drain current (Equation 4.89) is sometimes 
referred to as the Ihantola–Moll model [29] and used as SPICE Level 2 MOS 
model. Comparing Equations 4.72 and 4.89, we find that Equation 4.89 pre-
dicts lower current compared to Equation 4.72. This is because the increasing 
bulk charge Qb will reduce the inversion charge Qi for the same bias condi-
tion, resulting in a lower drain current. However, Equation 4.89 is more com-
plex compared to Equation 4.72 and  time-consuming for  circuit CAD.
In order to derive model equation for Idsat, we calculate Vdsat by differentiat-
ing Equation 4.89 with respect to Vds and equate the resulting expression to 
zero. This results in the following expression for Vdsat
 V V V V V Vdsat gs fb B gs fb sb= − − + − − + +2
2 4
2 2
φ γ γ γ  (4.90)
Then substituting Vds = Vdsat from Equation 4.90 into Equation 4.89, we can 
compute the saturation region drain current Idsat.
4.4.4.3 Square Root Approximation of Bulk-Charge Model
In order to develop a computationally efficient drain current model consider-
ing Qb(y), we simplify Equation 4.67 by Taylor series expansion and neglect 













Depletion region widening at the drain end of the channel of an nMOSFET device due to CLM 
by applied drain voltage. 
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Equation 4.91 is called the square root approximation of Qb(y), where δ accounts 






2 2 B sbV
 (4.92)
It is found that the value of δ obtained by Equation 4.92 is too large for accu-
rate calculation of Ids at low Vsb and high Vds. In order to obtain accurate 
value of δ, several semi-empirical expressions for δ have been  proposed as 
 discussed by Arora [13]. It is found that the more appropriate expressions of 



























21 2B sb B sbV a a V
 (4.94)
where a1 and a2 are obtained to minimize the error between the exact func-
tion 2φB sbV V y+ + ( )  and its approximation 2φ δB sbV V+ + ⋅( ) within the 
operating range of Vsb and Vds.
With the square root approximation of Qb(y) from Equation 4.91 in Equation 
4.66, we get
 
Q y C V V V y V y V
C V V
i ox gs fb B B sb
ox gs




2 2φ γ δ φ
fb B B sb
ox gs th
V V y
C V V V y
+ + +( ) − + ⋅ 
= − − − 
2 2 1φ γ φ δ γ
α
( ) ( )
( )
 (4.95)
where we have used Equation 4.12 for Vth and α is defined as
 α δ γ= + ⋅1  (4.96)
α is called the bulk-charge coefficient.
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The final expression for Qi(y) in Equation 4.95 is similar to Equation 4.70 with 
the difference of the term α, which accounts for the variation of bulk charge 
along the channel. Using Qi(y) from Equation 4.95 into Equation 4.64 and after 
integration and simplification we get the expression for linear current as








Comparing Equation 4.97 with Equation 4.89, we see that by approximating 
the square root term in Qb(y) we get a much simpler expression for Ids. This 
current equation is used in most advanced regional drain current models 
(e.g., BSIM) for circuit CAD [30].
Now, differentiating Equation 4.97 with respect to Vds and equating the 








Substituting for Vdsat from Equation 4.98 into Equation 4.97, we get the drain 
current model in the saturation region as




To summarize, we now have a more accurate and compact drain current 
model that takes into account the bulk-charge variation along the channel 
region and is represented by the following set of equations
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V V V V V V Vds
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Equation 4.100 is simple and has been widely used in circuit CAD prior to the 
introduction of industry standard compact models.
4.4.4.4 Subthreshold Region Drain Current Model
The regional expressions for Ids in Equations 4.87 and 4.100 are derived assum-
ing that the current flow is due to drift only. This resulted in Ids = 0 for Vgs < Vth, 
In reality, this is not true and Ids has a small but finite value for Vgs < Vth as 
shown in Figure 4.9, which shows that Ids is of the order of 10 nA for Vgs ≈ Vth 
and decreases exponentially below Vth. This current below Vth is called the 
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subthreshold or weak inversion current and occurs when Vgs < Vth or fB < fs < 2fB. 
Unlike the inversion region where drift current dominates, the subthreshold 
region conduction is dominated by diffusion current as shown in Figure 4.9. 
The subthreshold region current is important since this is a major contributor 
to device leakage current that affects the dynamic circuit performance and 
determines CMOS standby power. In this region of operation, the assumption 
Ids = 0 in Equations 4.87 and 4.100 (by assumption 6) is not valid.
In the subthreshold region of operation, Qi << Qb, and therefore, the sur-
face potential fs (or band bending) is nearly constant from the source to drain 
end of the device. This means that we can replace fs(y) in the subthreshold 
region by some constant value, fss. Then, the bulk charge Qb in Equation 4.38 
can be expressed as
 Q C y Cb ox s ox ss= − ≅ −γ φ γ φ( )  (4.101)







= + −φ  (4.102)
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Solving the quadratic Equation 4.103 we can show












Equation 4.104 shows that fss is almost linearly dependent on Vgb = Vgs for 
Vsb =  0. It should be emphasized that fss is a constant in the subthreshold 
region for long channel devices only. As the channel length becomes shorter, 
fss no longer remains constant over the entire channel length.
Since fss is a constant, Ey = −dfss/dy = 0. Therefore, the only current that can 
flow is the diffusion current as can be seen from Equation 4.16 and is given by






n n s kT( , ) = = ( )µ  (4.105)
where from Einstein relation Dn = μsvkT. Integrating Jn(x,y) from x = 0 at the 
Si/SiO2 interface to x = Xinv at the end of the inversion layer width, we get for 
an nMOSFET device of channel length, L, and width, W
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Qi = qnXinv is the inversion charge per unit area at any point y along the 
channel in the subthreshold region
Now, consider Qis and Qid are the inversion charge densities at y  =  0 and 
y = L, respectively. Then integrating Equation 4.106 from (y = 0, Qi(y) = Qis) 










 −( )µ  (4.107)
Now, in order to calculate the subthreshold current from Equation 4.107, we 
need to find the inversion charge in the weak inversion regime, fB < fs < 2fB. 
Again, we solve Poisson’s equation to calculate Qs and find an expression 
for Qi in the weak inversion following the procedure in Chapter 3 (Equation 
3.68). Then for MOSFETs in the weak inversion region, we can show
 Q qK N
v
es si b ss
kT
ss
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 (4.108)
Let us assume that the exponential term in Equation 4.108 is much smaller 
than fss. Then using series expansion 1 1 2+ ≅ + ( )x x , we get for the total 










































where Q qKb si ss= − 2 0ε φNb  as shown in Equation 3.64; since, Qs = Qb + Qi, 
from Equation 4.109, the minority carrier charge density at the weak inver-












( )  (4.110)
Again, from Equation 3.62, the width of the depletion region X K qNd si ss b= 2 0ε φ ; 
then the depletion capacitance Cd (=Ksiε0/Xd) is given by












Therefore, the charge density in the weak inversion region of nMOSFETs is 
given by
 Q C v ei d kT
V y vss B ch kT= − − − φ φ2 ( )  (4.112)
Now, using the appropriate boundary conditions defined earlier
 V y
V y











at  (source end)
at  (drain end)
0

We can write the expressions for the inversion charges from Equation 4.112 as
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Now, substituting for Qis and Qid from Equation 4.113 in Equation 4.107, we 




C v e eds s d kT





 −( )− −[ ] −( )µ φ φ2 2 1  (4.114)
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1  (4.115)
In order to eliminate fss from Equation 4.115, we expand Vgs in a series around 
the point fss = 2fB (weak inversion corresponding to fB < fs < 2fB). We define 
Vth = Vgs @ fss = 2fB and Vsb = 0; therefore, Vgb = Vgs. Then by series expansion 
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Since Vsb = 0 at Vgs = Vth, and fs = 2fB, by defining n dV dgs ss≡ φ , we get from 
Equation 4.116
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Then from Equation 4.114 we get for subthreshold region drain current model as
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 −( )−( ) −( )µ 2 1  (4.118)
where n is the ideality factor that can be determined from Equation 4.103. 
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From Equation 4.121, we get C n Cd ox= −( ) .1  Therefore, we can express 
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 (4.122)
From Equation 4.118 we note that in the subthreshold conduction
 1. Ids depends on Vds only for small Vds, that is, Vds ≤ 3vkT, since exp(−Vds/
vkT) → 0 for larger Vds; therefore, for simplicity of device  modeling, 
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−( )µ 2  (4.123)
 2. Ids depends exponentially on Vgs but with an ideality factor n  >  1 
(Equation 4.121); thus, the slope is poorer than a bipolar junction 
transistor (BJT) but approaches to that of a BJT in the limit n → 1.
 3. Nb and Vbs enter in the current model through depletion capacitance, Cd.
 4. The subthreshold current (Equation 4.122) is strongly dependent 
on temperature T because of its dependence on the square of the 
intrinsic concentration ni through Equation 4.115 and thermal volt-
age vkT = kT/q.
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Subthreshold slope: An important characteristic of the subthreshold region is 
the gate voltage swing required to reduce the current from its ON value to an 
acceptable OFF value. This gate voltage is also called the subthreshold slope S 
or SS or S-factor. It is the inverse of the slope of Ids − Vgs characteristics and is 
defined as the change in the gate voltage Vgs required to change the subthresh-
old current Ids by one decade. Clearly, S is a measure of the turn-off charac-
teristics of a MOSFET device. If we take two points (Ids1, Vgs1) and (Ids2, Vgs2) in 
the subthreshold region shown in Figure 4.15, then by definition (Vgs2 − Vgs1) 




























where we have used ln . logI Ids ds( ) = ( )2 3  for the conversion of logarithm 
base “10” to natural logarithm base “e.” In reality, S varies with Ids in the 
subthreshold region; however, this variation is negligible over one decade 
of current so that S can be considered as a gate swing per decade of current 
change. Therefore, from Equation 4.122, we get
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FIGURE 4.15
Log(Ids) versus Vgs characteristics of a typical MOSFET device to calculate S-factor; the ratio of 
two data points in the subthreshold current is one decade. 




















Therefore, combining Equations 4.124 and 4.126, we can show
 S nvkT= 2 3.  (4.127)












2 3 1.  (4.128)
Since at room temperature (T ~ 300 K), vkT ≅ 26 mV, Equation 4.128 shows that 
the theoretical minimum swing Smin is given by
 S vkTmin .= ≅2 3 60mV per decade   (4.129)
Thus, the minimum attainable S for any device is approximately 60 mV per 
decade at room temperature. Since, 1 ≤ n ≤ 3, the typical value of 60 ≤ S ≤ 180 mV 
per decade at room temperature. If there is a substantial interface trap density, 












2 3 1.  (4.130)
Final notes on subthreshold region conduction:
 1. In weak inversion or subthreshold region, MOS devices have expo-
nential characteristics but are less “efficient” than BJTs because n > 1.
 2. Subthreshold slope S does not scale and is ≈ constant. Therefore, Vth 
cannot be scaled as required by the ideal scaling laws.
 3. Vds affects Vth as well as subthreshold currents.
 4. In order to optimize S, the desirable parameters are:
 a. Thin oxide
 b. Low Nb
 c. High Vbs
4.4.4.5 Limitations of Regional Drain Current Model
In the regional drain current models developed in Section 4.4.4 we have 
assumed that in the subthreshold or weak inversion region Ids is due to 
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diffusion component only and in the linear and saturation regions (strong 
inversion) Ids is due to drift component only. This causes a discontinuity in 
the device characteristics during transition between these weak and strong 
inversion regions. This discontinuity is a severe drawback of the simplified 
model for implementation and usage in circuit CAD. To ensure continuity 
from weak to strong inversion, we consider that at the transition point, the 
inversion charge at weak and strong inversions are equal, that is, Qi(weak 
inversion) = Qi(strong inversion). Under this condition the gate voltage at the 
transition point at Vgs = Von can be shown to be [32]
 V V nvon th kT= +  (4.131)
From Equation 4.131, we find that the upper limit of subthreshold current 
is Von instead of Vth; then replacing Vth by Von in Equation 4.118, we can show
 I I eds on
V V nvgs on kT≅ −( )  (4.132)
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Since in the subthreshold region Ids is nearly independent of Vds, we can safely 












Thus, for Vgs < Von, Ids is given by Equation 4.132, whereas for Vgs > Von, Ids is 
given by Equation 4.100 with Ion from Equation 4.133. Thus, Von acts as a point 
at which behaviors of strong and weak inversion are pieced together. This is 
the approach used in SPICE Levels 2 and 3. Combining Equations 4.100 and 
4.132 we now have a complete long channel DC MOSFET model for circuit 
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Although Equation 4.135 results in a continuous transition of device char-
acteristics from weak to strong inversion, there are large errors in the 
Ids  calculations around the transitions region, often called the moderate 
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inversion region [25]. However, for most of the digital applications this 
error is not significant due to the low magnitude of the current in this 
region. There are other approaches reported, which could be used to 
achieve better simulation results [30]. However, the improvement is not 
significant.
4.5 Summary
In this chapter we have introduced the four terminal MOSFET devices. 
The  basic features of MOSFETs are described. A number of simplified 
assumptions are used to derive threshold voltage model for long channel 
devices. The fundamental Pao-Sah double-integral model and Brews charge-
sheet model are derived to characterize MOSFET devices. We have discussed 
that the Pao-Sah and Brews models are computationally intensive to use for 
VLSI circuit analysis with billions of transistors in an IC chip. We have used 
simplified assumptions to derive the first-generation SPICE models for long 
channel devices. In these basic models, we have discussed how different 
equations for different regions of device operation are pieced together using 
smoothing functions.
The advantages of the simplified regional models include easy implemen-
tation of physical effects using empirical relations and fast computation time. 
On the other hand, the disadvantages include assumption of a constant fs 
(=2fB) in strong inversion, resulting in an inaccurate modeling of moderate 
inversion, particularly, capacitances; and the model ignores inversion layer 
thickness and small geometry effects. However, the basic model is widely 
used for intuitive analysis of device performance.
Exercises
4.1 Pao-Sah model:
a. Complete the mathematical steps to derive Pao-Sah model given 
by Equation 4.36. Clearly define all parameters and explain.
b. To calculate MOSFET drain current using Pao-Sah model from 
Equation 4.36, the surface potential is numerically calculated 
from Equation 4.37. However, Equation 4.37 is derived assum-
ing strong inversion only. Derive an accurate expression simi-
lar to Equation 4.37, which is valid in all regions of MOSFET 
operation.
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4.2 For a device with p-type substrate concentration, Na = 2.5 × 1016 cm−3; 
gate oxide thickness, Tox = 100 A; and Vfb = −0.97 V, calculate and plot 
ln(Qi) versus Vgb in weak inversion.
4.3 Brews charge-sheet model:
a. Carry out the integration to derive the simplified surface poten-
tial based MOSFET drain current (Brews) model Equations 4.48 
and 4.51.
b. Derive an expression for fs0 in terms of the source-to-body bias 
Vsb to calculate I–V characteristics of the drift and diffusion 
 components of Ids for the above model. Clearly define all param-
eters and explain.
c. Derive an expression for fsL in terms of drain-to-body bias Vdb 
to calculate I–V characteristics of the drift and diffusion compo-
nents of Ids for the above model.
 Clearly define all parameters and explain.
4.4 Consider an nMOSFET device with Na = 5 × 1017 cm−3, Tox = 6 nm, 
Vfb = −1 V, μ = 600 cm2 V−1sec−1, W = L = 2 µm, biased with Vsb = 1 V 
and Vdb = 3 V, while Vgb is varied from 0 to 3 V. Use (Brews model) to 
calculate the following Ids as a function of Vgb:
a. Drift component of Ids, Ids,drift
b. Diffusion component of Ids, Ids,diff
c. Total current Ids
d. Plot Ids–Vgb from part (a)–(c) using the same log drain current Ids 
axis
e. Plot surface potentials (fs0 and fsL) as a function of (Vgb − Vfb)
4.5 Consider Basic MOS models. Explain physically why I–V char-
acteristics of MOSFETs are more sensitive to temperature in the 
 subthreshold region than they are in the strong inversion.
4.6 Show that in the subthreshold region of MOSFETs, the surface 
potential is given by:











4.7 In weak inversion, the drain current Ids is exponentially proportional 
to an inverse of (60 mV dec I−1)(1 + Cd/Cox) at room temperature. Once 
strong inversion is reached, most of the gate charge resulting from 
higher Vgs value is balanced by channel charge Qi not depletion charge. 
Write a simple expression, analogous to the slope expression above, 
which approximately models the MOSFET devices in strong inversion.
 State any assumptions you make and explain your results.
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4.8 Consider an MOS transistor on a uniformly doped p-type silicon 
substrate with doping concentration Na = × −1 1016 3cm  at room tem-
perature and W = L = 10 μm. Assume Vfb = 0, Tox = 20 nm; threshold 
voltage, Vth = 0.7 V, electron mobility = 600 cm2 V–1 sec−1; λ = 0.01 V−1
a. Calculate and plot Ids versus Vds for 0.0 ≤ Vds ≤ 5.0 V with Vgs = 2, 
3, 4 and 5 V on the same plot using following equations at dif-
ferent limits of Vgs shown:
 i. I V V V V V V V V Vds gs th ds ds gs th ds gs th= − − ( )  ( )> ≤ −β 2 ; for and
 ii. I V V V V V V Vds gs th gs th ds gs th= ( ) −( ) ( )> ≥β 2 2 ; for and _
 iii. I V V V V V V V Vds gs th ds gs th ds gs th= ( ) −( ) +( ) > ≥ ( )β λ2 12 ; for and −
 iv. Superimpose Idsat versus Vdsat on the same plot; 
 where β µ= ( )s oxC W L ; clearly, label different operating regimes all 
different operating regions of MOSFETs and explain
4.9 Measured device data for a silicon nMOSFET are shown in Table E4.1 





 using regional drain current model
4.10 In Section 4.4.4.4, the subthreshold region drain current is modeled 
using inversion charge at the source and drain ends. In this exercise, 
formulate the subthreshold region drain current (Ids) model using 
the inversion carrier density at the source end n(0) and drain end 
n(L). Clearly state any assumptions you make.
a. Write an expression for the subthreshold region Ids from Fick’s 
first law of diffusion; assume that the concentration gradient of 
inversion carriers dn dy/( ) is constant along the channel to main-
tain a constant current flow through the device.
TABLE E4.1
Measurement Data to Extract the Basic 
nMOSFET Device Model Parameters
Vgs (V) Vds (V) Vbs (V) Ids (mA)
2 5 0 40
5 5 0 536
5 5 −5 360
5 8 0 644
5 5 −3 420
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b. Write down the expressions for the inversion carrier density n(0) 
and n(L) in terms of the surface potential fss, bulk potential fB, 
and the appropriate channel potential Vch(y) at the respective 
terminal.
c. Assuming that the depth of the inversion layer is given by 
X v K qNinv kT si b ss= ε φ0 2 , show that the subthreshold region drain 
current is given by Equation 4.114; where the parameters have 
their usual meanings as described in Section 4.4.4.4.
d. Following the procedure in Section 4.4.4.4, show that Ids is given 
by Equation 4.118.
e. In the subthreshold region, a MOSFET device includes an oxide 
capacitor Cox in series with a depletion capacitor Cd and any 
change in gate voltage Vgs causes corresponding change in fss; 
consider a voltage divider between Cox and Cd, and show that the 
ideality factor n is given by Equation 4.121.




Compact Models for Small Geometry MOSFETs
5.1 Introduction
In this chapter the compact models for small geometry MOSFET (metal-oxide-
semiconductor field-effect transistors) devices are presented. The continuous 
scaling of MOSFET devices toward decananometer regime has resulted in 
higher device density and faster circuit speed along with higher power dis-
sipation [1–4]. Many new physical phenomena became significant with the 
device dimension rapidly approaching its physical limit. These include small 
geometry effects [5–8], channel length modulation (CLM) [9], drain-induced 
barrier lowering (DIBL) [10], velocity saturation [11], mobility degradation due 
to high vertical electric field [12], impact ionization [13], band-to-band tunnel-
ing [14], velocity overshoot [15], self-heating [16], inversion-layer quantization 
[17–19], polysilicon depletion [20], and process variability [21,22]. Thus, accurate 
MOSFET models that include the observed new physical phenomena are cru-
cial to design and optimization of advanced very-large-scale-integrated (VLSI) 
circuits using nanoscale complementary metal-oxide-semiconductor (CMOS) 
technologies. In this chapter, we will use regional modeling approach to 
develop compact MOSFET models to accurately simulate different physical and 
small geometry effects in advanced VLSI circuits. First of all, we will derive dif-
ferent analytical expressions to model the deviation of long channel Vth model 
derived in Chapter 4 due to geometry and different physical effects and present 
an accurate Vth model for circuit CAD. Then we derive drain current model for 
short channel MOSFET devices considering  high-field effects causing mobility 
degradation and velocity saturation.
5.2 Threshold Voltage Model
MOSFET threshold voltage model developed in Chapter 4 assumes uni-
formly doped substrate and neglects geometry effects on device perfor-
mance. The expression for Vth for long channel MOSFETs with uniformly 
doped substrate is given by Equation 4.12 and can be generalized as
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 V V Vth fb s s bs= + + −φ γ φ  (5.1)
where:
Vfb, fs, γ, and Vbs are the flat band voltage, surface potential, body effect 
coefficient, and back gate or body bias, respectively
Note that in Equation 5.1, fs = 2fB in strong inversion as shown in Equation 










q, Ksi, ε0, Nb are the electronic charge, permittivity of silicon, permittivity of 
free space, and substrate concentration, respectively
If we define VTH0 = Vth @ Vbs = 0, then we can show
 V V Vth TH s bs s= + − −( )0 γ φ φ  (5.3)
Equation 5.3 models Vth for large geometry MOSFET devices of uniformly 
doped substrate with doping concentration, Nb. In Sections 5.2.1 and 5.2.2, we 
will derive analytical expressions to consider nonuniform substrate doping 
and different physical and geometrical effects in modeling Vth for advanced 
MOSFET devices.
5.2.1  Effect of Nonuniform Channel Doping 
on Threshold Voltage
In nanoscale MOSFET devices, the channel doping concentration Nb var-
ies both vertically and laterally [23–26]. In advanced CMOS technology, the 
channel doping concentration is vertically nonuniform due to threshold volt-
age adjust implant dopants and laterally nonuniform due to halo doping 
implant around the source-drain (S/D) extension (SDE) regions as shown in 
Figure 5.1a and b.
In a conventional CMOS technology, the type of impurity for Vth adjust 
doping is the same as the channel doping. Thus, the Vth adjust implant in 
the channel increases the channel doping concentration near the surface, 
that is, provides high–low doping profile [19]. In some advanced tech-
nology, the threshold voltage adjust implant creates low–high implant or 
super- steep-retrograde channel doping profile [19]. The nonuniform verti-
cal channel doping causes a strong dependence of the depletion charge, Qb, 
on the applied body bias, Vbs, as shown in Figure 5.2a [22]. On the other hand, 
the nonuniform lateral channel doping causes strong dependence of Vth on the 
channel length (L) as shown in Figure 5.2b [25,26].
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5.2.1.1  Threshold Voltage Modeling for Nonuniform 
Vertical Channel Doping Profile
Due to nonuniform channel doping, the body effect coefficient γ depends 
on the body bias, Vbs. For the simplicity of mathematical formulation, let us 
approximate the nonuniform vertical channel doping profile by a high–low 


































2D cross-section of a MOSFET device: (a) threshold adjust and halo implant causing nonuni-
form channel doping profile and (b) simulated 2D-doping contours of a typical double-halo 
 nMOSFET device with laterally and vertically nonuniform p-type channel doping generated 
using device CAD MEDICI; 2D cross-section shows S, G, and D are the source, gate, and drain 
terminals, respectively, and the outline of SDE and deep source-drain (DSD) junctions. (Data 
from S. Saha, Proc. SPIE Conf., 5042, 172–179, 2003.) 
178 Compact Models for Integrated Circuit Design
the Si/SiO2 interface to a depth XT and NSUB from XT to the bottom of the 
silicon substrate.
With reference to Figure 5.3, let us assume that Vbx is the body bias required 
to fully deplete the region XT. Then, for the applied body bias Vbs, we can 
show from Equation 5.3






























Vbs1 < Vbs2 < Vbs3




























SCE VDS = 50 mV; VBS = 0
Tox(eff)  = 2.7 nm
260 300
FIGURE 5.2
Effect of nonuniform channel doping profile on MOSFET devices: (a) body bias, Vbs, depen-
dence of channel depletion widths (Xd1, Xd2, and Xd3) and bulk charge, Qb, due to nonuniform 
vertical channel doping profile and (b) channel length dependence of Vth due to nonuniform 
lateral channel doping profile. (Data from S. Saha, Proc. SPIE Conf., 3881, 195–204, 1999.) 
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 V V V V V V Vth TH s bx s s bs s bx bs bx= + − −( ) + − − −( ) >0 1 2γ φ φ γ φ φ ;  (5.5)
It is to be noted that Vbs and Vbx < 0 for n-channel MOSFETs (nMOSFETs) and 
>0 for p-channel MOSFETs (pMOSFETs). In Equations 5.4 and 5.5, the body 


















Equations 5.4 and 5.5 are complex because these require knowledge of the 
shape of channel doping profile and the exact voltages to deplete different 
regions of the profile. Therefore, a unified expression for Vth is used to model 
the nonuniform vertical channel doping profile given by [27–29]
 V V K V K Vth TH s bs s bs= + − −( ) −0 1 2φ φ  (5.7)
where K1 and K2 are the parameters to model the vertically nonuniform chan-
nel doping profile and determined by fitting Equation 5.7 to the measured 
Ids − Vgs data for large geometry devices (e.g., W/L = 10 μm/10 μm) at low 
Vds ≈ 50 mV. The relation between K1 and K2 and γ1 and γ2 can be determined 
by solving Equations 5.5 and 5.7 at an intermediate bias Vbm  >  Vbx. Since 
Equations 5.5 and 5.7 represent the same Vth versus Vbs characteristics of a 






















A typical nonuniform vertical channel doping profile of a MOSFET due to threshold voltage 
adjust implant approximated to a high–low step profile; NCH and NSUB are the channel  doping 
concentrations at the surface and deep into the substrate, respectively; XT is the transition 
depth of doping concentration from the high level to low level. 
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Using the above conditions, we can show
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If K1 and K2 are not given, they can be computed from Equation 5.10 using the 
channel doping concentration [27–29]. From Equation 5.6, we note that for a 
conventional high–low channel doping profile, γ1 > γ2; then, from Equation 
5.10, the value of K2 > 0. And, therefore, the devices with conventional high–
low channel doping profile are sensitive to strong body bias. On the other 
hand, in the devices with low–high channel doping profile, γ1 < γ2; therefore, 
from Equation 5.10, K2 < 0 and the devices are less sensitive to strong body 
bias.
5.2.1.2  Threshold Voltage Modeling for Nonuniform 
Lateral Channel Doping Profile
In advanced CMOS technologies, localized high doping concentration 
regions of the same doping type as the channel are used near the source 
and drain ends of the channel [3,4,23–26] to suppress SCEs [5,6]. This local-
ized concentration of additional channel doping near the source and drain 
ends of the channel is referred to as the halo or pocket doping as shown in 
Figure 5.1a and is a critical technology parameter for optimizing the perfor-
mance of MOSFET devices. Due to halo doping, the channel doping profile 
becomes laterally nonuniform with higher concentration at the source and 
drain ends and low concentration near the channel as shown in Figure 5.1b. 
This nonuniform lateral channel doping profile can also be modeled by  two 
step functions as shown in Figure 5.4.
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In Figure 5.4, L is the channel length, Ly is the length of each halo region, 
NHalo is the uniform concentration in each halo region Ly, and NCH is the uni-
form concentration in the region L − 2Ly. If Neff is the average channel doping 
concentration, then the channel charge per unit area is given by
 Q qN L qN L q N N Leff CH Halo CH y= = + −( )( ) 2  (5.11)
After simplifying Equation 5.11, we can show that the effective channel con-











































LPE0 is a model parameter and is obtained by optimizing I–V data at Vbs = 0 
for short channel and wide MOSFET devices. Similarly, we can show that the 
effective channel doping concentration with applied Vbs is





















Nonuniform lateral channel doping profile due to halo/pocket implant approximated by  two 
step profiles at the source and drain ends overlapping the gate; NHalo and NCH are the halo and 
channel doping concentrations of the same type of dopants, respectively; Ly is the width of the 
halo doping concentration inside the channel region. 
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where:
LPEB is a model parameter obtained by optimizing I–V data for different Vbs 
for short channel and wide MOSFET devices
Now, by introducing the nonuniform lateral channel doping, the expression 
for Vth at Vbs = 0 is given by
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where we have added and subtracted γ φs  and used Equation 5.1 at Vbs = 0 
along with γ ε= 2 0qK N Csi CH ox to obtain Equation 5.15 for threshold voltage 
at Vbs = 0 due to the halo doping. Similarly, the expression for Vth at Vbs with 
halo doping can be shown as
 V V V
L
L
th TH s bs s





0 1γ φ φ .  (5.16)
Then combining Equations 5.15 and 5.16, we get the general expression for 
threshold voltage for modeling nonuniform lateral channel doping profile of 
MOSFETs as
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01 1 1γ φ φ γ φ.  (5.17)
Now, considering the vertically nonuniform channel doping profile and 
K1 and K2 parameters, we can write the combined expression for substrate 
 doping effect on Vth as






th TH s bs s












01 1 1φ φ . φs bsK V− 2
 
(5.18)
Thus, the effect of nonuniform substrate doping introduces the set of com-
pact model parameters K K L LPE PEB1 2 0, , ,{ }. In Equation 5.18,
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• K1 and K2 model the effect of nonuniform vertical channel doping 
profile on Vth;
• LPE0 and LPEB model the nonuniform lateral channel doping profile 
on Vth at Vbs = 0 and |Vbs| > 0, respectively;
• At Vbs  =  0, as L decreases, Equation 5.18 shows that Vth increases, 
showing reverse short channel effect due to halo-doping profile as 
shown in Figure 5.2b.
In long channel devices, halo/pocket implant causes a significant drain-
induced threshold voltage shift (DITS) [30,31]. The applied Vds reduces the drain 
barrier in the long channel MOSFET devices with halo implant. For large Vds, 
the shift ΔVth(DITS) due to DITS is given by [30]



















DVTP0 and DVTP1 are fitting parameters
nvkT depends on subthreshold slope as discussed in Chapter 4
5.2.2 Small Geometry Effect on Threshold Voltage Model
The MOSFET threshold voltage is sensitive to both the channel length (Figure 
5.2b) and the channel width [32]. Experimental data show that Vth decreases 
with the decrease of channel length called SCE whereas it increases with 
the decrease of channel width referred to as the narrow width effect (NWE). 
Therefore, it is critical to determine the shift in the long channel threshold 
voltage due to SCE and NWE and develop an expression for threshold volt-
age that accurately models the nanoscale device technology for circuit CAD. 
In Sections 5.2.2.1 and 5.2.2.2, we will develop mathematical expressions of 
the shift in the threshold voltage due to small geometry effects and pres-
ent a threshold voltage expression to model all geometries in an advanced 
technology.
5.2.2.1 Threshold Voltage Model for Short Channel MOSFET Devices
For short channel devices, SCE or the decrease in Vth with the decreases in 
L is caused by the bulk-charge sharing between the gate and S/D pn-junctions 
as shown in Figure  5.5. Figure  5.5 shows that a significant amount of the 
bulk charge Qb near the source and drain ends is controlled by reversed 
bias S/D pn-junctions. As a result, gate-induced Qb decreases as channel 
length decreases (i.e., less Vgs is used to induce the same amount of Qb). Since 
Qs = Qb + Qi, for the same Vgs, Qi increases as the devices are scaled down. 
Thus, less gate voltage is required to turn on the device, causing Vth decrease 
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as channel length decreases. The physics of SCE can be understood by a 
simple mathematical model based on charge sharing [32,33]. However, this 
model is not suitable for circuit CAD. Therefore, compact models are devel-
oped to calculate the shift in Vth due to SCE for circuit CAD.
Again, for a particular Vgs > Vth, as the drain voltage increases, the deple-
tion region near the drain end of the channel gradually increases and extends 
toward the source end of the channel. As a result, the potential barrier to the 
inversion charge near the source end is reduced so that more carriers are 
injected from the source to the channel as Vds increases. Thus, for a particu-
lar value of Vgs more inversion charges are injected as L decreases. This is 
referred to as the DIBL, causing Vth fall with the increase in Vds as shown in 
Figure 5.6.
In order to model SCE, we solve Poisson’s equation in the y direction along 
the channel. It can be shown that the shift in Vth due to SCE and DIBL is given 
by [34]






































Short channel effect in MOSFETs caused by bulk-charge sharing by the gate and S/D pn- 
junctions; a significant part of channel depletion is caused by S/D regions; the source and 
drain each contributes an amount of channel charge Qb to the total channel charge in silicon; 
Xd is the width of the S/D depletion region at zero bias condition. 
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where NCH and NSD are the effective channel and S/D doping concentrations, 










With depletion width W K V qNd si s bs CH= −( )2 0ε φ  and η (ETA) is a fitting 
parameter so that Wd/η = average width of the depletion region along the 
length of the channel.
Equation 5.20 shows that ΔVth depends linearly on Vds showing that Vth 
decreases as Vds increases due to DIBL. In order to improve modeling flex-





















bs= +( )1 2DVT .  (5.26)















Electron barrier height reduction in the 


















Short channel effect in MOSFETs due to drain voltage Vds–DIBL in an n-channel device: 
(a) Vgs = 0 and Vds = 0, (b) Vgs = 0 and Vds = supply voltage, Vdd, and (c) plot of conduction bands 
along the length of the device under zero bias (top curve) and at drain bias conditions (bottom 
curve).
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 ∆V V Vth th bs ds( ) ( )DIBL DIBL ETA ETAB= − ⋅ + ⋅( ) ⋅θ 0  (5.28)











with zero bias depletion width is given by (Equation 2.97), W K qNd si s CH0 02= ε φ .
In summary, the parameters used in BSIM4 (Berkeley Short Channel 
IGFET Model, version 4) compact MOS models for SCE and DIBL modeling 
are DVT0, DVT1, DVT2, DSUB, ETA0, and ETAB. Where, DVT2 and ETAB 
account for substrate bias effect on SCE and DIBL, respectively.
5.2.2.2  Threshold Voltage Modeling for Narrow 
Channel MOSFET Devices
In addition to channel length effect on Vth, narrow channel widths also 
affect Vth. These effects can be understood physically with reference to 
local oxidation of silicon (LOCOS) isolation process in CMOS technol-




















Narrow channel effect in MOSFETs: (a) gate overlap over isolation oxide and (b) additional 
bulk charge, Qb controlled by gate bias due to gate overlap. 
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to  shallow trench isolation (STI) techniques used in advanced CMOS 
technology.
Figure  5.7b shows two-dimensional (2D) cross-section of a MOSFET 
device along the channel width direction from the layout shown in 
Figure 5.7a. As shown in Figure 5.7b, the depletion layer does not abruptly 
change from deep to shallow at the edge of gate oxide. Therefore, there is 
a transition region and some spreading of field lines outside W. Thus, the 
gate charge Qg supports some charge outside W. Since Qg = Qb + Qi, for 
the same gate bias, Qb is higher for narrow devices (i.e., gate is required to 
induce more Qb out of the same Qg), resulting in lower Qi and consequently 
higher Vth.
For STI devices, the fringing field from the gate regions beyond the channel 
edges support channel depletion charges. This fringing field causes deeper 
depletion resulting in higher band bending and, therefore, an increase in the 
surface potential fs near the STI channel edge. The higher fs induces chan-
nel inversion near the STI at a lower Vgs than the rest of the channel. Thus, it 
takes lower effective Vgs to reach maximum channel depletion and the for-
mation of inversion layer. Since the percentage contribution of the fringing 
field increases as the channel width W decreases, Vth tends to decrease with 
decreasing W in MOSFETs using STI technology (in contrast to LOCOS isola-
tion technology), resulting in inverse NWE.
The physics of NWE can be understood by charge-sharing model similar 
to SCE [32]. However, these models are not suitable for compact modeling of 
billions of transistors in a VLSI circuit. Besides, NWE depends on the isola-
tion technology. Therefore, universally accurate physical model is not avail-
able. For compact modeling, an empirical model can be developed, based 
on the observation of NWE from the experimental data. We know that Vth is 
directly proportional to gate oxide thickness Tox and surface potential fs and 
experimentally it is found that Vth is inversely proportional to the channel 
width, W; therefore, for a long channel device, the shift in Vth due to NWE 


























K3 is the constant of proportionality and is a W-dependent model param-
eter extracted from the measurement data
Weff is the effective channel width
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In order to model Vbs dependence of NWE, a model parameter K3B can be used. 
Thus, Equation 5.30 can be expressed to include the effect of body bias as





s= +( ) ′ +3 3 0
φ  (5.31)
Thus, three fitting parameters K3, K3B, and W0 are required to model NWE. 
Here ′Weff  is the effective channel width with the additional fitting  parameter 
W0 for accurate fitting of the measured data. Equation 5.31 models NWE in 
MOSFETs; however it does not model SCE of the narrow devices. In order 
to model SCE in narrow channel devices, we use Equations 5.24 and 5.25 to 
obtain the shift in Vth for narrow- and short channel devices as
 ∆V W
W L W l
VthWL
eff eff tw









l K T W K W Vtw si ox d ox bs= +( )1 2DVT .  is the characteristic length for short 
and narrow devices
Equation 5.32 models Vth shift in the short- and narrow channel devices 
whereas Equation 5.31 models that in narrow- and long channel devices. The 
final expression for Vth including nonuniform substrate concentration and 
small geometry effects is given by
V V n V V
V
th th th th= − + +
+
( ) ( ) ( , )on uniform substarate NWE NWE SCE∆ ∆
∆ th th thV V( ) ( ) ( )SCE DIBL DITS+ +∆ ∆
 (5.33)
Thus, combining Equations 5.18, 5.19, 5.25, 5.28, 5.31, and 5.32, we can show 
the expression for Vth as used in BSIM4 model for circuit CAD.
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where we have used the effective channel length (Leff) and effective channel 
width (Weff) in Equation 5.34. Equation 5.34 shows the overall Vth expression 
for MOSFET devices to accurately model geometry and substrate doping 
dependence on device performance. In real CAD implementation the follow-
ing modifications are made [28].
 1. Electrical oxide thickness, TOXE dependence is introduced in model 





















TOXM is the model parameter required to fit device characteristics
 2. In order to set a lower bound for the body bias during circuit simula-
tions to prevent occurrence of unreasonable values during iterations 
in CAD environment, Vbs is implemented as [28]








1δ δ δ  (5.36)
 where δ1 = 1 mV and Vbc is the maximum allowable Vbs and found 














2. φ  (5.37)
 For positive Vbs, there is need to set an upper bound for the body bias 
as [28]
V V Vbseff s s bseff s bseff= − ⋅ − ′ −( ) + − ′ −( ) −0 95 1
2
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Effective Channel Length and Width: The effective channel length (Leff) and 
width (Weff) used in Equation 5.34 are given by
 L L Leff drawn= − 2∆  (5.39)
 W W Weff drawn= − 2∆  (5.40)
where ΔL and ΔW are model parameters that include S/D overlap under 
the gate and poly overlap along the width direction, respectively, and are 
given by














L LLN WN LN WN


















= + + − −( )
+ + +
DWG DWB. φ φ
N WNWW
 (5.42)
where LINT, WINT, DWG, and DWB are extracted from the measured data. 
Other parameters in Equations 5.41 and 5.42 are fitting parameters to 
improve the modeling accuracy (and rarely used). In Equation 5.42, Vgsteff is 
the effective value of (Vgs − Vth) used to ensure the channel charge continu-
ity at the weak and strong inversion regions in the regional model. Vgsteff is 
obtained by equating channel charge at the weak inversion and at strong 
inversion at the transition point.
5.3 Drain Current Model
The total current density (J) in a MOSFET is the sum total of the electron 
and hole current densities Jn and Jp, respectively. And, the total Jn and Jp are 
the sum of the drift component of the respective carriers due to electric 
field E and  diffusion component of the respective carriers due to the con-
centration  gradient along the channel as discussed in Chapter 4 (Section 
4.4) and is given by
 J qn E qD n










q is the electronic charge
n and p are the electron and hole concentrations, respectively
∇n and ∇p are the electron and hole concentration gradient, respectively
μn and μp are the electron and hole surface mobility, respectively
The accuracy of MOSFET drain current model depends on the accuracy of inver-
sion layer mobility model. Therefore, in the following section, we will derive 
the surface mobility model used in circuit CAD for small geometry MOSFETs.
5.3.1 Surface Mobility Model
In Chapter 4, we have assumed a constant surface mobility, μs for modeling 
MOSFET drain current, Ids. This assumption is not valid under high elec-
tric field operation of the devices. As the vertical electric field Ex and lateral 
electric field Ey increase with increasing gate voltage Vgs and drain voltage 
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Vds, respectively, the inversion carriers suffer increased scattering. Therefore, 
μs strongly depends on Ex and Ey. Let us consider the effect of Ex only on 
the surface mobility, that is, Vds ~ 0. For the simplicity of Ids modeling, let us 







x y n x y dx





















In reality, μeff is highly reduced by large vertical electric field due to the high 
applied Vgs. The vertical electric field Ex pulls the inversion layer electrons in 
nMOSFETs toward the surface causing higher surface scattering as well as 
Coulomb scattering due to the interaction of electrons with oxide charges 
(Qf, Nit) discussed in Chapter 2. Since the electric field varies vertically through 









Ex1 is the vertical electric field at the Si/SiO2 interface












Effective vertical electric field on MOSFET inversion carriers due to the large applied gate bias 
Vgs: Ex1 is the vertical electric field at the Si/SiO2 interface and Ex2 is the vertical electric field at 
the channel/depletion layer interface. 
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Qi and Qb are the inversion and bulk-charge densities, respectively, due to 
the applied Vgs















In order to represent both electrons and holes, the general expression for the 









the constant η = 1/2 for electrons and η = 1/3 for holes [35–37]
The measured μeff versus Eeff plots show a universal behavior independent of 
doping concentration at high effective vertical electrical fields and depen-
dence on the substrate doping concentration and interface charge at low 
effective vertical electric fields as shown in Figure 5.9a.
The experimentally observed universal mobility behavior is due to the 
relative contributions of different scattering mechanisms [38,39] set by the 
strength of vertical electrical fields as shown in Figure  5.9b. As shown in 
Figure 5.9b, μeff is determined by Coulomb scattering of the ionized impu-
rities and oxide charges, phonon scattering due to thermal vibration, and 
surface roughness scattering at the Si/SiO2 interface. At high vertical electric 
fields, surface roughness scattering dominates as the carrier confinement is 
close to the interface, resulting in a decrease of μeff with the increase of Eeff as 
observed in Figure 5.9a.
The deviation from the universal behavior observed in Figure  5.9a, par-
ticularly in the heavily doped substrates at low effective electric fields, is 
due to the ionized impurity scattering, Coulomb scattering, and phonon 
scattering. At low effective vertical electric fields, Qi is low and <<Qb. As a 
result, the ionized impurity scattering and Coulomb scattering by ionized 
impurities and oxide charges become dominant scattering mechanisms in 




















NA = 3 × 1014 cm−3 (100)
Qf = 1.0 × 1011 cm−2
4
Eeff (V/cm)




























Low field mobility of inversion carriers in MOSFETs: (a) universal mobility behavior of inver-
sion layer electrons in nMOSFET devices (Data from S.C. Sun and J.D. Plummer, IEEE Trans. 
Electron Dev., 27, 1497–1508, 1980.) and (b) physical mechanisms showing the dependence of the 
inversion layer mobility on the effective vertical electric field.
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the depletion region of a MOSFET device and μeff becomes strong function 
of channel doping concentration as observed experimentally. As the effec-
tive electric field increases, the phonon scattering due to lattice vibration 
becomes important. Thus, phonon scattering is weakly dependent on verti-
cal electric fields and has the strongest temperature dependence on μeff as 
shown in Figure 5.9b.
The previous physical analysis describes the behavior of μeff versus Eeff. 
However, we need to develop an effective mobility model that can be 
used in drain current calculation to account for the vertical field effects 
on device performance. In order to develop μeff model for circuit CAD, we 
substitute the expressions for Qb and Qi for a MOSFET in Equation 5.48. 
For MOSFETs with threshold voltage Vth at strong inversion, the inversion 
charge is given by













= + + + −2 2φ φ≅  (5.51)
where we have assumed that Qs ≅ Qb. Therefore, from Equation 5.51 we get
 Q C V Vb ox th fb B= − − −( )2φ  (5.52)
Now, substituting the expressions for Qi and Qb from Equations 5.50 and 
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In the above expression, we have used K Kox si ≅ 1 3. Typically











Now, we know that the unified formulation of effective mobility is given by 
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where:
μ0 is concentration-dependent surface mobility
E0 is the critical electric field
ν is a constant
Since the parameter ν  <<  1, we can use Taylor’s series expansion of the 
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where we have defined U Ea ≡ ν/6 0 and U Eb ≡ ν ν −( )/1 2 027  as the model 
parameters to be extracted from the measured Ids versus Vgs characteristics 
of MOSFET devices at low drain bias, Vds. Therefore, combining Equations 
5.55 and 5.57, the simplified low lateral field mobility model for MOSFET 




a gs th ox b gs th oxU V V T U V V T
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In order to improve the modeling accuracy at high body bias, a term UcVbs is 
introduced in the denominator of Equation 5.58 so that
 µeff
a c bs gs th ox b gs th ox
U
U U V V V T U V V T
=







The alternative expression to include the body bias dependence on μeff is
 µeff
a gs th ox b gs th ox c bs
U
U V V T U V V T U V
=
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The mobility Equations 5.58 through 5.60 have been derived assuming 
strong inversion condition. In the strong inversion regime, the inversion 
carrier mobility is a function of gate bias. In the subthreshold region the 
accuracy of the mobility is not critical since Qinv varies with Vgs and cannot 
be modeled accurately. Therefore, in subthreshold regime, the mobility is 
usually modeled as a constant concentration dependent mobility.
To ensure the continuity of the mobility model, BSIM mobility model 
is modified based on the Vgsteff expression to obtain the basic empirical 
 models as [28]
µeff
A C bseff gsteff th OX B gsteff t
U
U U V V V T U V V
=
+ +( ) +( )  + +
0




A gsteff th OX B gsteff th OX
U
U V V T U V V T
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Vbseff is the effective value of body bias to set the upper limit of computation 
as defined earlier
The BSIM4 model parameter set for the basic mobility model is {U0, UA, UB, 
UC} and is extracted from the Ids − Vgs characteristics at low Vds with body 
bias. Different options of Equation 5.59 have been implemented in BSIM4 
model and readers are encouraged to look at the users’ manual to use the 
appropriate model and extract the appropriate model parameters for cir-
cuit CAD [28]. It can be observed from the earlier defined mobility mod-
els that μeff approaches a constant value of U0 for Vgs < Vth as used in the 
subthreshold regime.
The expression for Vgsteff is obtained by equating the channel charge of 
weak and strong inversions at the transition point for model continuity in 
the entire range of device operation and can be shown as [28]
V
nv m V V nv
m nC qK N
gsteff
kT gs th kT
ox s si C
=





2 0φ ε H gs th off kTm V V V nvexp *− −( ) − −( ) { }1 2
 (5.63)
It should be pointed out that all of the mobility models given earlier account 
for only the influence of the vertical electrical field due to Vgs at low lateral 
electric field and often referred to as the low-field mobility model. The influ-
ence of the lateral electric field due to the applied Vds on device performance is 
modeled in drain current by considering the velocity saturation in MOSFET 
devices under high lateral electric field.
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5.3.2 Subthreshold Region Drain Current Model
The subthreshold current model is the same as derived for the long channel 
devices in Chapter 4 with minor change for improving the accuracy of data 
fitting and is given by [27,28]
 I I e e V Vds s
V V V nv V v
gs th
gs th OFF kT ds kT= −

 <
− −( ) −( )
0 1 ;  (5.64)
where VOFF is the model parameter to account for the difference between 
Vth in the strong inversion and the subthreshold region and Is0 is given by 
(see Equation 4.118)
 I W L C vs s eff eff d kT0 2= ( )µ  (5.65)
In Chapter 4 (Equation 4.127), we have shown that the subthreshold slope is 
given by
 S nvkT= 2 3.  (5.66)










= + +1  (5.67)
In BSIM [27,28] compact models, a parameter called NFACTOR is introduced 
to ensure accurate calculation of Cd and is extracted from the measured data. 
Again, in short channel devices the surface potential in the channel is deter-
mined by both Vgs and Vds through the coupling of Cox and Cdsc as shown in 
Figure 5.10. The coupling capacitance Cdsc(L) is an exponential function of L. 
























CDSC, CDSCD, and CDSCB are the model parameters that describe the coupling 
between the channel and the drain
CDSCD and CDSCB represent the drain bias and body bias dependence of 
channel/drain coupling, respectively
5.3.3 Linear Region Drain Current Model
The high lateral electric field along the channel due to the applied Vds sig-
nificantly effects device performance. As we observe from Figure 5.11 that 
for electrons in silicon, the drift velocity vd saturates near E  ~  104  V cm−1. 
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As a result, the relation vd  =  μE does not hold at high electric field. Since 
average electric field for short channel devices  >  104  V cm−1, small geom-
etry MOSFET devices will operate at vd = vsat ≅ 1 × 107 cm sec−1, that is, the 
 saturation  velocity of electrons.
We discussed earlier that the mobility is not a constant at high electric 































Drift velocity versus electric field showing carrier velocity saturation in silicon at an electric 











MOSFET device showing gate capacitance Cox, bulk capacitance Cd, and source drain to chan-
nel coupling capacitances Cdsc; all the capacitances have an effect on the channel potential and 
subthreshold conduction.
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the expression for Ids derived from simple theory (Chapter 4). Thus, at high 
electric field along the channel, MOSFET devices operate at a drift  velocity, 
vd  =  vsat [11]. Then with reference to Figure  5.11, we assume a vd versus E 
piecewise linear model for I–V modeling as shown in Figure 5.12. Thus, at a 

























As shown in Figure 5.12, we assume that vd saturates abruptly at a critical 
lateral electric field Ec along the channel.
In Figure 5.12, Ec is the field at which carriers are velocity saturated, that is, 


















We will use Equation 5.69 to derive linear region drain current expression to 
account for the high lateral field along the channel due to Vds.
Now, we know that the current density at any point y along the channel 
in the y direction of an nMOSFET is given by Jn(y) = nqv(y) = Qiv(y), where 
n, q, and v(y) are the inversion carrier density, electronic charge, and drift 
velocity of inversion layer electrons, respectively; Qi  =  nq is the inversion 







Drift velocity, vd versus lateral electrical field, E; piecewise linear mobility behavior of  inversion 
layer electrons due to high E along the channel of MOSFETs; vsat, μ0, and Ec are the saturation 
velocity of inversion carriers, concentration-dependent mobility of inversion carriers, and 
 critical electric field at which carrier velocity saturates, respectively. 
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Equation 4.95, we can write the general expression for drain current in the 
linear regime as
 I I y W C V V A V y v yds eff ox gs th bulk= = − − ( ) ( ) ( )  (5.71)
where:
V(y) = potential difference between the drain and channel at y
v(y) is the carrier velocity at any point y in the channel
Abulk is the body effect coefficient, α (Equation 4.96)
Then substituting Equation 5.69 in Equation 5.71, we get for Ey < Ec
 I W C V V A V y
E y
E y E
ds eff ox gs th bulk
eff
c
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ds
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 (5.73)
Integrating Equation 5.73 from (y = 0, V(y) = 0) to (y = Leff, V(y) = Vds) and after 
simplification, we get the linear region (Vds < Vdsat) current as
 I
W
L V L E
C V V A Vds
eff
eff ds eff c
eff ox gs th bulk ds=











From Equation 5.74 note that the effect of high lateral electric field is the 
apparent increase in Leff for higher Vds, thus decreasing the linear current. 
Also, note that Equation 5.74 is valid when parasitic S/D series resistance, 













Ids0 is the drain current at Rds = 0 and is given by Equation 5.74
5.3.4 Saturation Region Drain Current Model
Let us assume that Vdsat is the drain saturation voltage at which the inversion 
carriers attain saturation velocity vsat, that is, at Ey = Ec. Using the condition, 
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v(y) = vsat at Ey = Ec, in Equation 5.71, we get the saturation region (Vds ≥ Vdsat) 
drain current as
 I W C V V A V vds eff ox gs th bulk dsat sat= − −( )  (5.76)
Using the expression for vsat from Equation 5.70, we get from Equation 
5.76 an alternate expression for drain current in the saturation region of 
MOSFETs as
 I W C V V A V Eds eff eff ox gs th bulk dsat c= − −( )1
2
µ  (5.77)
Again, Equations 5.76 and 5.77 are valid when Rds = 0 and must be modified 
for Rds > 0.
In order to derive the expression for saturation drain voltage Vdsat, we recog-
nize that Ids given by Equations 5.74 and 5.77 must be continuous at Vds = Vdsat; 
therefore, equating Equation 5.74 to Equation 5.77, we get
 
W
L V L E
C V V A Veff
eff dsat eff c
eff ox gs th bulk dsat
1
1













W C V V A V E
E L V
V











 = − −( )12
 (5.78)
After simplification of Equation 5.78, we can show
 V
E L V V
A E L V V
dsat
c eff gs th
bulk c eff gs th
=
−( )
+ −( )  (5.79)
For Rds > 0, Vdsat is higher than that given by Equation 5.79 and can be calcu-
lated from Equations 5.75 and 5.77 with two model parameters, A1 and A2, to 
account for the nonsaturating effect of I–V characteristics [28,41].
The Idsat model described in Equations 5.76 and 5.77 must be corrected for 
output resistance, Rout, due to (1) CLM, (2) DIBL, and (3) substrate  current–
induced body effect (SCBE).
5.3.5 Bulk-Charge Effect
When Vds is large and/or when the channel length is long, the depletion 
region thickness of the channel is not uniform along the channel length. 
This will cause Vth to vary along the channel. This effect is called the 
202 Compact Models for Integrated Circuit Design
bulk-charge effect as discussed in Chapter 4, defining the parameter called, 
α (Equation 4.96). In BSIM4, the parameter Abulk is used to model the bulk-
charge effect including both short channel effects and narrow channel effects 



































































































































K1ox and K2ox are defined in Equation 5.35
In Equation 5.80, the model parameters introduced to characterize Abulk 
are A0, AGS, B0, B1, and KETA. These parameters are extracted from the 
measured I–V data. It is found that the value of Abulk increases with the 
increase in L and approaches 1 for shorter devices. This is due to the fact 
that for short channel devices, the depletion width is almost uniform 
from source to drain, whereas for long channel devices the depletion 
near the drain end is much wider than that near the source end of the 
channel.
5.3.6 Output Resistance
Ids–Vds plot along with the output resistance (Rout), which is reciprocal of its 
first-order derivative, is shown in Figure 5.13 [27,28]. As shown in Figure 5.13, 
the behavior of Rout is characterized by four separate regions based on dif-
ferent physical mechanisms. These regions are (1) triode or linear, (2) CLM, 
(3) DIBL, and (4) SCBE. Three mechanisms CLM, DIBL, and SCBE affect Rout 
in the saturation region; however, each of them dominates in one of the three 
distinct regions as shown in Figure 5.13.
We know that Ids depends on both Vgs and Vds, and from Figure 5.13, we find 
that Ids is weakly dependent on Vds in the saturation region (CLM and DIBL). 
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Since the saturation region Ids depends weakly on Vds, we can use Taylor 
series expansion of Ids @ Vds = Vdsat and neglect the higher order terms to get
 















































where Idsat and VA are given by
 


















In Equation 5.83, the expression for Idsat is given by Equations 5.76 and 5.77. 
































MOSFET output characteristics: drain current, Ids, and output resistance, Rout, of an nMOS-
FET device divided into different operating regions based on different physical mechanisms. 
(Reproduced with permission from J.H. Huang et al., International Electron Devices Meeting 1992, 
Technical Digest, pp. 569–572, IEEE, 1992. Copyright 1992 IEEE.) 
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used in describing bipolar junction transistor output resistance) and is 
introduced for the analysis of the output resistance of MOSFET devices in 
the saturation region. In order to model VA, we have to consider the con-
tributions of CLM, DIBL, and SCBE components on output resistance as 
described next:









































The early voltage due to SCBE is caused by the reduction of Vth due to the 
substrate current induced forward biasing of the source/channel pn-junction 

































PSCBE1 and PSCBE2 are model parameters extracted from Ids – Vds plots in 
the saturation region
lc is the characteristic length of the impact ionization region at the drain-
end of MOSFETs
In addition, for long channel devices with halo implant we have to consider 
the component of early voltage, VADITS due to DITS.
5.3.7 Unified Drain Current Equation
In the regional modeling approach, separate model expressions for each 
region of MOSFET device operation such as subthreshold and strong inver-
sion as well as the linear and saturation regions are developed. Although 
these expressions can accurately describe device behavior within their own 
respective region of operation, problems are likely to occur in the transition 
region between two well-described regions. In order to address this persis-
tent problem, a unified model should be synthesized to preserve the region-
specific accuracy and to ensure continuity of current and conductance and 
their derivatives in all transition regions.
In order to ensure this continuity, a unified current expression based on 
continuous channel charge and mobility is used in BSIM4 model. Thus, a 
single I–V equation is obtained and is given by [28]


































































where VAsat = early voltage @ Vds = Vdsat; VA = VAsat + VACLM; and Ids0 is given by
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Also, an effective drain voltage, Vdseff, is a function that guarantees continuity 
of Ids and its derivatives at Vdsat with a user defined parameter δ (DELTA) and 
is given by






42δ δ δ.  (5.89)
Vdseff along with the optimized value of δ ensures continuity of I–V plot and 
its derivatives from linear to saturation regimes. It is shown that the uni-
fied Equation 5.87 addresses the continuity from the subthreshold to linear 
region also by the introduction of the parameter Vgsteff given in Equation 5.63.
5.3.8 S/D Parasitic Series Resistance
The S/D parasitic series resistance, Rds, of advanced MOSFET devices is 
 modeled as
 R
R P V P V
W
ds
DSW RWG gsteff RWB s bseff s
eff
=







RDSW, PRWG, PRWB, and WR are model parameters
PRWG and PRWB are gate- and body bias–dependent parameters
WR is empirical fitting parameters to improve the accuracy of the model
5.3.9 Polysilicon Gate Depletion
When a gate voltage is applied to a heavily doped polysilicon gate, for exam-
ple, nMOSFETs with n+ polysilicon (poly-Si) gate, a thin depletion layer in 
the poly-Si can be formed at the interface between the poly-Si and the gate 
oxide. This depletion layer is very thin because of the high doping concentra-
tion in the poly-Si gate. However, its effect cannot be ignored for devices with 
gate oxides thinner than 10 nm [28].
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Figure 5.14 shows an nMOSFET device with the depletion region in the 
n+ poly-Si gate. The doping concentration in the poly-Si gate is NGATE and 
the doping concentration in the substrate is NSUB. The gate oxide thickness 
is Tox. If we assume that the doping concentration in the gate is infinite, then 
no depletion region will exist in the gate, and there would be no one sheet 
of positive charge at the interface between the poly-Si gate and gate oxide. 
In reality, the doping concentration is finite. The positive charge near the 
interface of the poly-Si gate and the gate oxide is distributed over a finite 
depletion region with thickness Xp. The depletion width in the substrate is 
Xd. In the presence of the depletion region, the voltage drop across the gate 
oxide and the substrate will be reduced, because part of the gate voltage will 
be dropped across the depletion region in the gate. That means the effective 
gate voltage will be reduced.
Let us assume that the potential drop in the depletion layer Xp in the 
polysilicon gate is fp; following the procedure discussed in Section 3.4.2.1 













NGATE is the effective concentration in the poly-depletion region
If Ep is the electric field at the poly-Si/SiO2 interface, then the depletion charge 
in the poly is given by (Equation 3.64)















Charge distribution in an nMOSFET device due to polysilicon gate depletion effect as the 
device operates in the strong inversion region. 
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ε φ  (5.93)
Now, the applied gate voltage with additional voltage drop in the poly- 
depletion region is given by
 V V Vgs fb s p ox= + + +φ φ  (5.94)
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ox
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2 0  (5.95)
After simplification we can show from Equation 5.95













Now let us define that the effective gate voltage due to additional voltage 
drop in the poly is given by Vgseff = (Vgs − fp); then rearranging Equation 5.96 
we get
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a V V
gs p fb s gs p gs
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After simplification of Equation 5.98, we can show
 aV a V V a V Vgseff fb s gseff fb s gs2
2
2 1 0− +( ) −  + +( ) −


=φ φ  (5.99)
Now, we solve the quadratic Equation 5.99 on Vgseff due to poly gate depletion. 
Solving Vgseff we get
V V
a a




2 1 4 4
2 2 2  (5.100)
Since (Vgs − fp) > 0, we consider the positive sign of Equation 5.100, to get
208 Compact Models for Integrated Circuit Design
V V
a a











a V a V a V aV
fb s
fb s fb s fb s g
+ −







4 4 1 4 42
2 2 2
s
fb s fb s gs







= + − + − +( ) +










1 4 φs( ) −( )1
 
(5.101)


































For metal gate Ksi = 0; therefore, Equation 5.91 shows that there are no gate 
depletion and Vgs = Vgseff.
Due to polysilicon gate depletion, the effective gate voltage can be reduced 
by about 10%. We can estimate the drain current reduction in the linear 
region as a function of Vgs. Assume that Vds is very small (e.g., 50 mV). The 
linear drain current is proportional to Cox(Vgs − Vth). The ratio of the linear 















Since Vgs > Vgseff, Equation 5.103 shows that Ids(Vgseff) is reduced due to polysili-
con depletion effect. A significant capacitance reduction has been observed 
in MOSFETs with oxide thickness less than 5 nm. Thus, the polysilicon deple-
tion effect has to be accounted for in modeling the capacitance characteristics 
of devices with very thin oxide thickness.
5.3.10 Temperature Dependence
The temperature dependence of the major BSIM model parameters are briefly 
described next with reference to the reference temperature TNOM.
At any temperature T, the temperature dependence of threshold voltage is 
modeled by
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KT1, KT1L, and KT2 are the model parameters to characterize the tempera-
ture dependence of threshold voltage for different channel lengths 
and body biases





U T U U
T
T












































UTE is the parameter to model the temperature dependence of concentra-
tion dependent mobility
UA1, UB1, and UC1 are the parameters to model the temperature dependence 
of mobility parameters UA, UB, and UC, respectively, as discussed in 
Section 5.3.1
The temperature dependence of the saturation velocity is defined by model 
parameter AT as 











The temperature dependence of S/D series resistance is modeled by a param-
eter PRT such that











The temperature coefficients are optimized to fit the measurement data 
obtained at the target range of operating temperatures.
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5.4 Substrate Current Model
The channel electrons traveling through high electric field near the drain end 
of the channel can become highly energetic. These high energetic electrons 
are called hot electrons and can cause impact ionization generating electrons 
and holes [42–44]. The holes go into the substrate creating substrate current 
Isub as shown in Figure 5.15. Some of the electrons have enough energy to 
overcome the Si/SiO2 energy barrier generating gate current Ig as shown in 
Figure 5.15. And, some are collected to the drain, contributing to the drain 
current. The maximum electric field Em near the drain has the greatest con-
trol of hot carrier effects.
Figure 5.16 shows the detailed mechanism of hot carrier effects on nMOS-
FET device performance.
Figure  5.16 shows the effect of high drain bias Vds  >  Vdsat on nMOSFET 
devices at strong inversion, Vgs > Vth. As shown in Figure 5.16, the inversion 
layer electrons traveling under high electric field cause the following:
 1. High energetic electrons traveling along the channel acquire energy 
from the electric field and become hot;




























2.5 3.0 3.5 4.0 4.5 5.0
FIGURE 5.15
Hot carrier effect in MOSFETs: (a) channel hot electrons in an nMOSFET device contributing to 
the drain current and generating gate current and (b) electron temperature near the drain end 
of the channel of the nMOSFET. 
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 2. These hot electrons cause carrier multiplication due to impact ion-
ization by collision with the silicon atoms and breaking covalent 
bonds, thus creating electrons and holes;
 3. Holes are swept into the substrate due to the favorable electric field 
producing substrate current, Isub;
 4. Isub flowing through the bulk causes a potential drop in the body, 
which forward biases the source channel pn-junction, thus reducing 
the source channel potential barrier, fbi(s), and enabling more carrier 
injection from the source to channel;
 5. Additional carrier injection due to reduced fbi(s) causes more carrier 
flow in the drain, thus increasing Ids referred to the SCBE discussed 
earlier.
From the above discussions, we find that the substrate current in an 
 nMOSFET device is due to the holes that are generated by impact ionization 
of channel hot electrons as they travel from the source to drain. The total 
drain current, Ids, including the substrate current due to impact ionization 
is given by































Cross section of an nMOSFET device in saturation showing hot carrier effects: different physi-
cal mechanisms include (1) electron injection into the oxide generating gate current, (2) carrier 
multiplication by impact ionization, (3) hole flow in the bulk, (4) substrate current flow due to 
holes, and (5) secondary impact ionization generating additional drain current; the substrate 
current flow causes a potential drop on the substrate due to the finite substrate resistance RB, 
thus forward biasing the source-body pn-junction. 
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where:
Idsat is the saturation drain current
If M is the avalanche multiplication factor due to impact ionization, then Isub 
can be expressed as
 I M Isub dsat= ( )−1  (5.109)



















αn is the electron impact ionization coefficient per unit length and is a 
strong function of the channel electric field E
In order to derive a generalized expression for Isub, we replace Idsat by Ids. Then 
from Equations 5.109 and 5.110, we can show
 I I M dysub ds n= ∫α  (5.111)
Since Isub resulting from the channel hot electrons impact ionization pro-
cess is 3–5 orders of magnitude smaller than the drain current Ids, it can be 
 considered as a low-level avalanche current. For low-level multiplication 
M ≈ 1, and therefore, Equation 5.111 becomes
 I I dysub ds n
li
= ∫ α0  (5.112)
where y is the distance along the channel with y = 0 representing the start of 
the impact ionization region, and li is the length of the drain section where 
impact ionization takes place as shown in Figure 5.17. Several forms for αn 











Ai and Bi are called the impact ionization coefficients
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Most of the reported data on αn have been measured in bulk silicon and the 
constants Ai and Bi show a wide range of values [42–44]. Slotboom et al. [44] 
have measured αn at the surface and in the bulk silicon and reported the 
values for the constants, which are provided in Table 5.1.
Due to the exponential dependence of αn on electric field as shown in 
Equation 5.113, it is easy to see that the impact ionization will dominate 
at the position of the maximum electric field. In a MOSFET, the maxi-
mum electric field Em is present at the drain end as shown in Figure 5.18a. 
The sharp maximum Em shown in Figure 5.18a can be reduced by device 
TABLE 5.1
Surface and Bulk Impact Ionization Coefficients in Silicon















Hot carrier effect in nMOSFETs: (a) maximum electric field, Em, at the drain end of the channel 
and (b) smoother Em to reduce the effect of substrate current on device performance.








Hot carrier current effect in nMOSFETs showing the impact ionization region, li, at the drain 
end of the device. 
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optimization as shown in Figure  5.18b. Therefore, we expect the impact 
ionization integral in Equation 5.112 to be dominated by the maximum 
electric field Em at the drain end of the channel. Substituting Equation 5.113 
in Equation 5.112 we get















In order to solve Equation 5.114, we first calculate the electric field in the 
channel. Based on a pseudo-2D analysis [45], it can be shown that the  channel 
















where Ec represents the channel electric field at which the carriers reach 
velocity saturation (at y = 0 and E = Ec) and the corresponding voltage at that 
point is the saturation voltage Vdsat. Ec is about 2 × 104 V cm−1 for electrons. 
The parameter li can be treated as an effective impact ionization length and 
is given by








Tox is the gate oxide thickness
Xj is the S/D junction depth
Although Equations 5.115 and 5.116 were derived for conventional S/D 
junctions, they are still valid for lightly-doped drain (LDD) as well as SDE 
MOSFET structures. For LDD and SDE devices, Xj is the junction depth of the 
LDD or SDE region. The maximum field Em, which occurs at the drain end, 
can easily be obtained replacing V(y) by Vds in Equation 5.115. Again, since 
E V V lc ds dsat i2
2 2<< −( )  in Equation 5.115, neglecting Ec results in the following 










Now, we replace dy in Equation 5.114 by dy dE dE E dy dE d E( ) = − ( ) ( )2 1  to get
























∫ exp ( ) 2
1
 (5.118)
From Pseudo-2D analysis of the velocity saturation region, we can show



































Since li is very small and y/li is a very large number, exp(−y/li) is negligibly 













































l Ei i2 2  (5.121)
Substituting Equation 5.121 in Equation 5.118, we get





















∫ exp ( )
1
 (5.122)
Since the exponential term in Equation 5.122 has a pronounced peak at 
E = Em, we evaluate it at E = Em and let it be constant over the region so that 
we can remove it from the integral. After this simplification, Equation 5.122 
can be solved for Isub as





















∫ exp ( )
1
 (5.123)



















Substituting for Em from Equation 5.117 and Equation 5.124 can be expressed 





















Equation 5.125 is used for substrate current modeling. Note that Equation 5.125 
is independent of device geometry. In order to model channel length depen-
























1 exp .  (5.126)
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where:
β = liBi
Idsa is the drain current without the impact ionization
Thus, the basic parameter set for modeling Isub is {α0, α1, β} which is obtained 
by optimizing the measurement data for MOSFET devices.
Figure 5.19 shows a typical Isub versus Vgs plot for two values of Vds. It is 
found that for a given value of Vds, initially Isub increases with increasing Vgs 
due to an increase in the drain current (i.e., increase in the inversion charge 
density from weak to strong inversion regime as Vgs increases from 0 to strong 
inversion). Further increase in Vgs eventually results in a decrease in Isub due 
the reduction in the effective width of the pinch-off region, resulting in an 
increase in Vdsat, which in turn reduces the electric field along the channel. 
Thus, as Vgs increases, Isub increases first, reaches its peak value at a certain 
Vgs, and then decreases resulting in a bell-shaped curve with its maximum 
occurring at a gate voltage, Vgs ≈ 0.5Vds. However, in nanoscale devices, the 
lateral electric field along the direction of current flow is extremely high and 
due to local carrier heating, the entire channel length is velocity saturated. 
Therefore, for any nanoscale MOSFETs, the impact ionization occurs at a 
lower value of Vgs > Vth and the value of Vgs at Isub(peak) is almost indepen-
dent of Vds [43].
In order to extract the impact ionization parameters Ai, Bi, and li, the gen-
eral Equation 5.125 can be expressed as [46,47]










Impact ionization induced substrate current Isub versus gate voltage Vgs characteristics of 
nMOSFET devices for two different values of Vds; typically, for any value of Vds, the value of Isub 
attains a maximum value at Vgs ≈ Vds/2. 



































Equation 5.127 represents a straight line with the slope, m, and intercept, c, 
given by Equation 5.128. Thus, ln I I V Vsub ds ds dsat−( )  versus 1 V Vds dsat−( ) 
plot is a straight line with a slope m = – liBi and the intercept c = ln(Ai/Bi). 
From such plots for MOSFETs with different processing parameters, the 
value of li can be determined [47] as shown in Figure 5.20.
As discussed in Section 5.3.6, substrate current Isub flowing into the  substrate 
increases drain current significantly, resulting in lower output resistance as 
shown in Figure 5.13. This is due to the fact that Isub flowing to the substrate 
causes an IR drop in the substrate, resulting in a body bias; this body bias for-
ward biases the source/body pn-junction thus lowering the source to chain 
potential barrier for carriers. As a result, more carriers are injected from the 
source to the inversion channel, causing a significant increase in Ids, which is 
referred to as the SCBE. The SCBE causes Vth drop and manifold increase in 











Leff  = 0.64 μm
Leff = 0.48 μm
VGS = 1.0 V
VGS = 1.5 V
VGS = 2.0 V
VGS = 1.0 V
VGS = 1.5 V









Plot of Y I I V Vsub ds ds dsat= −( ) /  versus X V Vds dsat= −( )
−1  with different Vgs for LDD type nMOS-
FETs of different channel length; all data are obtained under Vbs = 0 for W = 40 μm devices and 
Tox = 150 A. (Data from S. Saha, Solid-State Electron., 37, 1786–1788, 1994.) 
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5.4.1 Gate-Induced Drain Leakage Body Current Model
When Vgs < 0 (or Vgs = 0) and high Vds is applied to the device as shown in 
Figure  5.21, the electric field is very high in the drain region. This high 
electric field causes a large band bending, which results in band-to-band 
tunneling (BTBT). As a result a significant amount of drain leakage current 
is observed.
The drain leakage current due to BTBT is related to the generation of carri-
ers in the drain overlap region under the gate as shown in Figure 5.21. From 
the basic device physics, we know that a positive gate bias tends to invert the 
p-type channel. Similarly, a negative gate bias tends to invert the n-type drain 
junction in the overlap region. The inversion of the drain does not easily take 
place, since the drain is doped more heavily than the channel. Nevertheless, 
when Vgd is fairly negative, the applied drain bias at least causes the overlap 
region to be depleted of carriers. As the minority carriers, generated either 
by BTBT or trap-assisted tunneling, arrive at the surface to attempt to form 
the inversion layer, they immediately get swept laterally to the substrate. The 
current that flows as a result of the carriers being swept from the overlap 
region constitutes the gate-induced drain leakage (GIDL) current, Igidl. In the 
framework of this explanation, we see that GIDL is not an SCE. The leakage 
current tends to be significant in LDD devices where the overlapped region 
is lightly doped. GIDL is, generally, less a severe in nanometer-scale devices 
whose drain extension forms a heavily doped junction.
Similar current is also observed at the source end of the device. The 
components of body current observed are gate-induced drain leakage and 
 gate-induced source leakage (GISL). The general expressions to model GIDL 













GIDL current in an nMOSFET device: (a) gated diode, at the drain MOSFET only, showing 
electron–hole pair generation and transport and (b) Fowler-Nordheim (FN) tunneling due to 
high lateral electric field by applied drain voltage. 






































































The model parameters (AGIDL, AGISL), (BGIDL, BGISL), (CGIDL, CGISL), 
and (EGIDL, EGISL) are obtained from the measured Ids − Vgs data obtained 
for −Vgs to +Vgs at Vds = Vdd (supply voltage); NF is the number of fingers used 
in the layout for MOSFETs. GIDL must be accounted if the standby current 
of a circuit is an important specification. Figure 5.22 shows GIDL effect in a 
28 nm channel length nMOSFET device.
5.4.2 Gate Current Model
As the oxide becomes progressively thinner in each generation of IC tech-
nology, the magnitude of the direct tunneling currents through the oxide 
becomes more significant. In direct tunneling, the carriers from the inver-
sion layer of silicon surface can tunnel directly through the energy gap of 
















L = 28 nm; W = 1 μm
Vds = 0.9 V; Vbs = 0
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GIDL in MOSFETs: Ids versus Vgs characteristics of an nMOSFET device showing the effect of 
GIDL on a 28 nm nMOSFET performance for Vgs < 0. 
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The direct tunneling current can be very large for advanced CMOS tech-
nologies with oxide thickness of about 1 nm. Figure 5.23 shows the plots of 
measured and simulated tunneling current versus gate voltage in polysil-
icon-gate MOSFETs with different gate oxide thicknesses [48]. Figure 5.23 
shows that Igate is extremely high for thinner Tox < 2 nm due to direct tun-
neling gate leakage current. Therefore, it is critical to model gate current of 
advanced MOSFETs for circuit design.
There are five tunneling components of gate current, Ig, as shown in 
Figure 5.24. They are
 1. Igd = gate-to-drain current between the gate and the heavily doped 
drain junction
 2. Igcd = gate-to-channel current and to the drain
 3. Igs = gate-to-source current between the gate and the heavily doped 
source diffusion
 4. Igcs = gate-to-channel current and to the source
 5. Igb = gate-to-substrate tunneling current (accumulation and inversion)
The detailed analysis of these tunneling currents unavoidably involves quan-
tum mechanical analysis [48–56]; however, the analytical expressions for 











































Measured and simulated tunneling currents in thin oxide polysilicon gate MOSFET devices. 
The horizontal broken line indicates a tunneling current level of 1 A cm−2. (Data from S.-H. Lo 
et al., IEEE Electron Device Lett., 18, 209–211, 1997.)
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5.5 Summary
This chapter presents compact MOSFET models for small geometry devices. 
In order to develop accurate small geometry compact model, the different 
structural and physical effects are modeled in device threshold voltage. First 
of all, the nonuniform substrate doping is modeled in device threshold volt-
age. Then the model for small geometry effects such as short channel effect, 
reverse short channel effect, narrow width and reverse-NWEs are included 
in the threshold voltage model. In this chapter, the accurate mobility model 
is derived to account for the effect of high gate bias on device performance. 
With accurate mobility model, the regional drain current models for the 
linear and saturation regions are developed to model high lateral electric 
field and velocity saturation due to high drain bias. Finally, the compact 
models for hot carrier–induced substrate current for MOSFETs devices are 
presented.
Exercises
5.1 Consider an nMOSFET device with channel doping concentration 
Na = 1 × 1018 cm−3 and Tox = 3 nm. Assume Qf = 0, Vsb = 0, and n+ 
degenerately doped poly gate.
a. Calculate the value of long channel threshold voltage Vth0.
b. Derive the expressions for K1 and K2 in terms of the channel and 









Gate current model: different components of gate tunneling current in nanometer-scale 
MOSFETs. 
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 Discuss the impact of the model parameters K1 and K2 on Vth of an 
MOS transistor.
5.2 In this problem you will use the triangular halo doping profiles 
shown in Figure E5.2.1 to model the halo doping distribution near 
the source and drain ends of a MOSFET channel. Given: L = chan-
nel length, Ly = halo spread inside L at the source and drain ends, 
NHalo  =  maximum halo concentration, and NCH  =  channel doping 
concentration:
a. Show that the halo doping profile NS(y) at any point y near the 
source end of the channel is given by
































b. Show that the halo doping profile ND(y) at any point y near the 
drain end of the channel is given by
































































5.3 In order to develop Vth-model for nonuniform lateral channel doping 
profile, we used piecewise box-shaped step functions for NHalo to rep-
resent a constant channel doping concentration near the source and 
drain ends of the channel while NCH to represent a constant channel 
concentration, where NHalo > NCH. In reality, the halo doping profile 
near the source and drain ends can be more accurately modeled by a 
 triangular-shaped function. Use triangular profiles [Figure E5.2.1] to 
















y = Ly = 0
Ly Ly
FIGURE E5.2.1
Triangular halo/pocket doping profiles for MOSFET device structure. 
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represent the halo doping, model Vth for nonuniform lateral channel 
 doping. Given L = channel length, and Ly = halo spread inside L at 
the source/drain ends:
a. Derive an expression for the average channel doping concentra-
tion to account for the halo doping in the channel. Clearly define 
all parameters and explain any assumptions you make.
b. Show the expressions for model parameters from your work in 
part (a).
c. How would you extract the model parameters obtained in part (b)?
d. Compare the model parameters in part (b) with that derived 
using box-shaped profiles given by Equation 5.12. Explain.
5.4 In order to derive an effective inversion carrier mobility model, it is 
shown that the effective channel electrical field, Eeff = [0.5Qinv + Qb]/εsi, 
where Qinv and Qb are the inversion charge and bulk (depletion) charge 
under the gate, respectively, and εsi is the dielectric constant of silicon. 
The dependence of surface mobility μs on process parameters such as Tox 
and Nsub and the terminal voltages are lumped in Eeff. Assume Vgs > Vth 
and small Vds:
a. Show that Eeff ≅ (Vgs + Vth)/6Tox.
b. If the effective mobility is modeled by: μeff  =  μ0/[1  +  Eeff/E0)]ν, 
where μs = μ0 @ Vgs = 0 and E0 and ν are parameters determined 
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Ua and Ub are the model parameters that are determined 
experimentally from I–V data of MOSFET devices
Clearly state any assumptions you make.
5.5 An nMOSFET device is designed with a gate oxide thickness of 5 nm 
and a uniformly doped substrate with Na = 5 × 1017 cm−3. Assuming 
that the “ON” state of this device is characterized by fs = 2fB and 
the “OFF” state by fs = fB, estimate the ratio of ON to OFF currents 
flowing in the device.
5.6 Complete the mathematical steps to show that the MOSFET drain 
current expression in the linear region is given by Equation 5.74.
5.7 Complete the mathematical steps to show that the general expres-






This chapter presents the dynamic compact MOSFET (metal-oxide- 
semiconductor field-effect transistor) models for analyzing the device perfor -
mance under time-varying terminal voltages in circuit operation. The MOSFET 
device models developed in Chapters 4 and 5 are applicable to devices under 
DC or steady-state biasing condition, that is, when the terminal voltages do 
not vary with time. However, the real circuit operates under time-varying 
terminal voltages. Under such biasing condition, the device behavior is 
described by dynamic models. If the rate of change of terminal voltages is 
sufficiently small, the device operation can be described by a small signal 
dynamic model. On the other hand, if the rate of change of terminal voltages 
is large, the device is represented by a large signal dynamic model. In dynamic 
models, the device is represented by capacitors, resistors, current sources, 
and so on. The dynamic MOSFET models are essential part of circuit CAD 
(computer-aided design).
The dynamic operations of MOSFET devices are due to the capacitive 
effects of the device, resulting from the stored charges in the device. Thus, 
a capacitance model describing the intrinsic and extrinsic components 
of the device capacitance is an essential part of a compact model for cir-
cuit simulation besides DC model. In most circuit simulators, the same 
capacitance model is used for both the small signal AC analysis and the 
large signal transient analysis. A capacitance model is always based on 
 quasistatic assumptions, that is, charge in a device can follow the varying 
terminal voltage instantaneously without any delay. In this chapter, first 
of all, a large signal dynamic model is described by developing models 
for intrinsic charges and capacitances of a large geometry device (large 
L and wide W). Then the models for short channel devices are discussed. 
Finally, the small signal linear model parameters required for small signal 
analysis are discussed.
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6.2 Basic MOSFET Capacitance Model
The various capacitances present within an n-channel MOSFET are shown 
in Figure 6.1. The MOS transistor capacitances are categorically divided into 
two components: intrinsic and extrinsic, as shown in Figure 6.1. The region 
between the metallurgical source and drain junctions where the gate to 
source-drain (S/D) region is at flat band voltage is referred to as the  intrinsic 
region.
• Intrinsic capacitances are between S/D metallurgical junctions.
• Extrinsic capacitances are outside the intrinsic part.
The extrinsic capacitances are divided into five components as shown in 
Figure 6.1. These are:
 1. Outer fringing capacitances between the gate and the S/D region, CFO
 2. Inner fringing capacitances between the gate and the S/D region, CFI
 3. The overlap capacitances between the gate and heavily doped S/D 
regions CGSO and CGDO and between the gate and bulk region, CGBO 
(not shown in Figure 6.1)
 4. Overlap capacitances between the gate and the lightly doped S/D 
regions CGSL, CGDL (not shown in Figure 6.1)

















n+ Source n+ Drain
FIGURE 6.1
MOSFET capacitances: intrinsic capacitances between the S/D metallurgical junctions; extrin-
sic capacitances include overlap, fringing, and junction capacitances outside the active area of 
the device.
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6.2.1 Intrinsic Charges and Capacitances
In a typical steady-state operation, the current flow through a MOSFET device 
is due to the transport of the mobile carriers (e.g., electrons in n- channel 
MOSFETs or nMOSFETs and holes in p-channel MOSFETs or pMOSFETs) 
from the source to drain under the applied drain voltage. This current is 
referred to as the transport current in transient analysis. In a dynamic opera-
tion, additional currents flow through the device due to the stored charges 
at the device terminals and are called the charging currents as shown in 
Figure 6.2.
Figure 6.2a shows the transient or dynamic currents ig, is, id, and ib flowing 
through the gate (g), source (s), drain (d), and bulk (b) terminals, respectively, 
of a MOSFET device. In Figure 6.2a, QG, QS, QD, and QB are the total gate, 
source, drain, and bulk charges, respectively, corresponding to four termi-
nals of the MOSFET. These terminal charges are functions of the gate, source, 
drain, and bulk terminal voltages Vg, Vs, Vd, and Vb, respectively. Thus, in 
general
 Q f V V V V j G S D Bj g s d b= ( ) =, , , , , , ,where  (6.1)
From Kirchhoff’s current law (KCL) for the total current, we have
 i i i ig s d b+ + + = 0  (6.2)
and from the law of conservation of charge, we have
 Q Q Q QG S D B+ + + = 0  (6.3)
In order to calculate various charges of a MOSFET device, we assume quasi-
static operation of the device [1]. In quasistatic operation, the terminal  voltages 
























Schematic of a MOSFET as a circuit element: (a) transient currents ig, is, id, and ib flowing through 
the gate, source, drain, and body terminals, respectively and (b) terminal DC voltages, Vg, Vd, Vs 
and Vb at the gate, drain, source, and body terminals, respectively, where Vds = Vgs − Vgd. 
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charges QG, QS, QD, and QB can follow the voltage variations. This implies 
that the terminal currents vary instantaneously with the terminal voltages. 
Thus, at any time t the charge per unit area is due to dynamic and DC opera-
tion is the same. The dynamic model developed by quasistatic assumption 
is called the quasistatic model. In practice, the quasistatic model works quite 
well for much of the circuit CAD. However, this approach may fail, especially 
with long channel devices operating at high switching speeds, or when the load 
 capacitance is very small.
Assuming quasistatic operation, the total transient current at each termi-
nal can be expressed as the sum of the time-dependent transport current and 
a charging current as
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where we assumed that no transport current is flowing to the gate (Ig = 0) 
and substrate (Ib = 0). In Equation 6.4, we have assumed that QS and QD are 
known. However, we only know the total inversion or channel charge QI 
so that
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(6.5)
However, Equation 6.5 is unsuitable for circuit simulation, since circuit 
CAD requires separate expressions for is and id. Thus, in order to develop a 
dynamic MOSFET model for circuit CAD, it is necessary to derive expres-
sions for QG, QB, and QI as functions of terminal voltages.
In order to derive the expressions for QG, QB, and QI as functions of terminal 
voltages, we use the corresponding known steady-state charges Qg(y), Qb(y), 
and Qi(y) per unit area at any point y along the length of the channel.  By 
 integrating these charges over the area of the active gate region we can obtain 
the corresponding total charge QG, QB, and QI. Now, the gate charge contained 
in a small area of device width W and length dy is Qg∙W∙dy. Then integrating 
this charge over the channel length L gives the total gate charge QG as
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Q W Q y dyG g
L
= ∫ ( )
0  
(6.6)
Similarly, we can show
 
Q W Q y dy














Again, from the charge conservation principle,
 Q Q QG I B+ + = 0  (6.8)
In Equation 6.8, we have neglected the total oxide charge (Qo) since QG >> Qo. 
In Equations 6.6 and 6.7, QG, QI, and QB are distributed charges. Therefore, 
the corresponding intrinsic capacitances must be modeled as distributed 
capacitances. However, such a model is not suitable for circuit CAD. Thus, 
for the simplicity of circuit CAD, these distributed capacitances are usu-
ally modeled as lumped two-terminal capacitances appearing between the 
gate, source, drain, and bulk or substrate terminals of a MOSFET. The Meyer 
model is one of such lumped capacitance model that is widely implemented 
in many circuit simulation tools [2].
The Meyer model was derived for long channel MOSFET devices. The most 
serious error in the model is that it violates the law of charge conservation 
[3]. However, due to the inherent simplicity of the Meyer model, it has been 
extensively used in simulating circuits that do not have charge conserva-
tion problems. The Meyer model is the default capacitance model for SPICE 
(Simulation Program with Integrated Circuit Emphasis) Levels 1–4. In order 
to overcome the deficiencies in the Meyer model, charge is used as a state 
variable in capacitance modeling. This is known as charge-based capacitance 
models [4–9]. We will first discuss the Meyer model and then develop a more 
accurate charge-based capacitance model.
6.2.2 Meyer Model
In Meyer model the distributed gate-channel capacitances are split into three 
lumped capacitances: gate to source (CGS), gate to drain (CGD), and gate to 
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bulk (CGB). These are defined as the derivative of the total gate charge QG with 




































It is seen that the capacitances defined in Equation 6.9 imply that these capac-
itances are reciprocal; that is, both terminals of a capacitor are equivalent and 
the capacitance is symmetric, for example: CGD = CDG. In this case, the change 
in the charge QG due to Vgd may be due to the change either in the gate volt-
age Vg or in the drain voltage Vd. In Meyer model, the following assumptions 
are used to derive the capacitances:
 1. MOSFET capacitances are reciprocal, that is, CGB = CBG, CGD = CDG, 
and CGS = CSG.
 2. The bulk charge Qb is constant along the length of the channel 
depending only on the applied bias Vgb and independent of Vds. Thus, 
bulk-source (CBS) and bulk-drain (CBD) capacitances are zero.
From the law of conservation of charge given in Equation 6.8, we can express 
the total gate charge as
 




= − + = − −∫ ∫( ) ( ) ( )
0 0  
(6.10)
where we have used the expressions for QI and QB from Equation 6.7. By assum-
ption 2, the bulk charge density Qb is a constant along the length of the channel 
and can be taken out of the integral. Thus, Equation 6.10 becomes
 
Q W Q y dy QG i
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Equation 6.11 is the generalized expression for QG in a MOSFET device. 
In order to calculate QG from Equation 6.11, any expression for Qi used to cal-
culate Ids can be used. However, in deriving the Meyer intrinsic  capacitance 
model, long channel expressions for Qi and Qb from Chapter 4 are used 
to derive QG and the capacitances in the different mode of operations of 
MOSFET devices as described next.
6.2.2.1 Strong Inversion
From Equations 4.68 and 4.70, the expressions for Qb and Qi, respectively, for 
long channel MOSFETs are given by
 Q y C Vb ox B sb( ) = − +γ φ2  (6.12)
 
Q y C V V V yi ox gs th( ) ( )= − − −   
(6.13)
where:
Cox is the gate oxide capacitance per unit area
Vth is the threshold voltage
V(y) is the voltage at any point y along the length of the channel from the 
source to drain
Since Qi is a function of V, to integrate Equation 6.11 we first change the vari-































where the limits of integration change from y = 0 to V(y) = 0, and y = L to 
V(y) = Vds. Again, using Qi from Equations 6.13 through 6.14 and integrating 
the resulting expression from source to drain, we get the expression for Ids 
(Equation 4.72)

























Now, from Figure  6.2b we get, Vds  =  (Vgs  −  Vgd); then substituting for 
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where we have used (Vgs − Vds) = Vgd from Figure 6.2b. Then differentiating 
Equation 6.18 with respect to Vgs, Vgd, and Vgb, we obtain the intrinsic capacitance 
CGS, CGD, and CGB, respectively, in the different operation regions of MOSFETs.
In the linear region, we get the expressions for the intrinsic capacitances 












































































Note that CGB  =  0 in the strong inversion is expected since the inversion 
charge in the channel from S to D shields the gate from the bulk and, there-
fore, prevents any response of QG due to substrate bias Vbs. Let us define 






















































































In the saturation regime, we can obtain the expression for QG by replacing 
Vds in Equation 6.18 by Vdsat. We know that for a long channel device in satu-
ration, Vdsat = Vgs − Vth, and from Figure 6.2b, we get: Vds = Vgs − Vgd = Vdsat 
(=Vgs − Vth). Therefore, in the saturation region, Vgd = Vth. Then, substituting 
for Vgd = Vth in Equation 6.18, we get
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V V V V
V V V V
G ox
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Note that the saturation region capacitances are independent of Vds. Since, 
in saturation, the channel is pinched off at the drain end, it is electrically 
isolated from the drain. Thus, QG is not influenced by a change in Vds and the 
capacitances are independent of Vds.
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6.2.2.2 Weak Inversion
In the weak inversion region (Vgs < Vth), Qi << Qb so that Equation 6.11 becomes
 
Q Q W Q y dy WLQG B b
L
b= − = =∫ ( )
0  
(6.23)
Under the depletion approximation, the depletion charge density in the bulk 
for long channel devices is given by (Equation 4.101)
 Q Cb ox ss= − γ φ  (6.24)
where the surface potential fss in weak inversion is given by Equation 4.104
 



















Thus, fss, is practically independent of the position y along the channel. This 
means that Qb is independent of position along the channel. Therefore, using 
for Qb from Equation 6.24 and fss from Equation 6.25, we get the expression 
for the gate charge in weak inversion from Equation 6.23 as
 














Now, differentiating Equation 6.26 with respect Vgb gives the gate-to-bulk 
















+ ( ) −( )1 4 2γ
 
(6.27)
In deriving Equation 6.27, we assumed that γ is constant independent of 
Vbs. This is true only for a uniformly doped substrate. In reality, MOSFETs 
are nonuniformly doped and γ is bias dependent as discussed in Chapter 4. 
Therefore, appropriate value of γ and its derivative must be used for accurate 
modeling of CGB in the weak inversion regime of MOSFETs. Since in weak 
























At Vgs = Vfb, the calculated value of CGB from Equation 6.27 is not accurate due 
to the failure of the depletion approximation used in deriving Equation 6.27. 
However, because of the simplicity of calculation, Equation 6.27 is used for 
computing CGB at weak inversion.
Figure 6.3 shows normalized plots of three capacitances as a function of 
Vgs for Vds = 1. The capacitances are normalized with respect to the total gate 
capacitance given by
 C WLCoxt ox=  (6.29)
Finally, the accumulation region capacitances are given by: CGB  =  Coxt, and 
CGS = 0 = CGD.
The gate capacitance Coxt is the maximum capacitance of a MOSFET 
device that occurs in the accumulation condition. In the inversion region, 
that is, in the active mode of operation of the device, the maximum 
capacitance occurs in saturation and is equal to ( )2 3 Coxt as shown in 
Equation 6.22.
The Meyer model can be represented by a simple equivalent circuit as 
shown in Figure 6.4.
In Figure 6.4, CJS and CJD are the source-body and drain-body pn-junction 
capacitances, respectively.
0.0









Vth = 0.5 V
Vds = 1.0 V















Plots of the intrinsic capacitances CGS, CGD, and CGB associated with the gate terminal of MOSFET 
devices as a function of gate voltage Vgs for Vds = 1 V; the plots are obtained by Equations 6.20, 
6.22, and 6.27. 
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6.2.3 Limitations of Meyer Model
The Meyer model is simple and predicts acceptable simulation results for 
most circuit analysis since its implementation in SPICE [10]. However, it is 
found to generate nonphysical simulation results when used to model cir-
cuits with charge storage nodes. The model incorrectly predicts the charge 
built up on these nodes in circuit simulation. It is found that the Meyer 
model is inadequate in predicting accurate capacitances in circuits such as 
MOS (metal-oxide-semiconductor) charge pumps [11], silicon on sapphire [4], 
dynamic random access memory, and switched-capacitor circuits [8]. This 
inaccuracy in simulation results when using the Meyer model is due the (1) 
charge nonconservation and (2) nonphysical reciprocity assumption.
The charge nonconservation problem has been extensively analyzed 
[8,11,12]. The detailed investigation of the Meyer model reveals that the incor-
rect implementation of the model in circuit CAD causes charge nonconser-
vation [11]. However, in order to ensure charge conservation in modeling 
MOSFET capacitances, it is required to assign charges at each terminal of the 
device. With quasistatic assumption, the charges at any time t only depend 
on the values of the terminal voltages at the same time so that we can write
 
Q Q V V V j G S D Bj j gs gd gb= ( ) =, , , , , ,where  (6.30)
Thus, the capacitance Cji with i = G (e.g., CGG, CDG, CSG, and CBG) in a MOSFET 
must satisfy the relation
 C V V V
dQ
dV
j G S D B i Gji gs gd gb
j
g















Complete equivalent circuit of a MOSFET device showing the extrinsic and Meyer’s intrinsic 
capacitances. 
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and the sum of the charges in the device must satisfy the law of charge con-
servation given by Equation 6.3, that is,
 
Q j G S D Bj
j
∑ = =0, , , ,where 
 
(6.32)
In addition to the charge nonconservation problem, the assumption of capac-
itance reciprocity, Cij = Cji, in the Meyer model is more critical. It is shown that 
the assumption of reciprocity is inconsistent with the charge conservation 
law [13,14]. The detailed analysis shows that in order to ensure charge con-
servation principle, the reciprocity of the Meyer model requires QS to depend 
only on Vgs and QD to depend only on Vgd. This implies that CGS = CSG ≡ dQS/
dVgd cannot be a function of Vds or Vbs [14]. In reality, the channel charge can 
be modulated by both Vds and Vbs. Therefore, the assumption of capacitance 
reciprocity is nonphysical. The nonreciprocal effect in MOSFETs is due to the 
fact that the channel charge is controlled by three or more terminal voltages. 
And, the reciprocal capacitors simply cannot be used to model the capacitive 
effects in a MOSFET device.
6.3 Charge-Based Capacitance Model
The charge-based capacitance modeling is one of the approaches to solve 
charge nonconservation problem in MOSFET capacitance modeling [4,15,16]. 
In this approach, the charges in the drain, gate, source, and bulk of a MOSFET 
are determined to use them as state variables in circuit simulation. Transient 
currents and the capacitances are obtained by differentiating the charges 
with respect to time and voltage, respectively. The charge-based capacitance 
model automatically ensures the charge conservation, as long as Equation 
6.3 is satisfied, that is,
 Q Q Q QG S D B+ + + = 0  (6.33)
Since the terminal charge Qj (j = G, D, S, B) is a function of terminal voltages 



















































Equation 6.34 shows that each terminal of a MOSFET device has a capaci-
tance with respect to the remaining three terminals. Thus, a four-terminal 
device has 16 capacitances that include 4 self-capacitances corresponding 
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to its four terminals and 12 nonreciprocal intrinsic capacitances. The 16 
capacitances form the so called indefinite admittance matrix. Each element 
Cij of this capacitance matrix describes the dependence of the charge at the 
 terminal i with respect to the voltage applied at the terminal j with all other 
voltages held constant. For example, CGS specifies the rate of change of QG 
with respect to the source voltage Vs keeping the voltages at the other termi-
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In Equation 6.35, the sign of any Cij is chosen to keep all of the capacitance 
terms positive for well-behaved devices, that is, devices for which the charge 
at a node increases with an increase in the voltage at that node whereas 
decreases with an increase in the voltage at any other node. All 16 capaci-
tances of the matrix Cij, shown here, are not independent.
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In Equation 6.36, each row must sum to zero for the matrix to be reference-
independent and each column must sum to zero for the device description 
to be charge-conservative, which is equivalent to obeying KCL. One of these 
four capacitances, corresponding to each terminal of the device, is the self-
capacitance, which is the sum of the remaining three capacitances. Thus, for 
example, the gate capacitance CGG is given by
 C C C CGG GS GD GB= + +  (6.37)
The 12 inter-nodal or intrinsic capacitances of a MOSFET device are also called 
the trans-capacitances. And, these capacitances are nonreciprocal. Thus, 
for example, CDG and CGD differ both in value and physical interpretation. 
Out of the 12 trans-capacitances, only 9 are independent: CGB, CGS, CGD, CBG, 
CBS, CBD, CDG, CDS, and CDB. Therefore, if we evaluate the independent nine 
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capacitances, then the other three capacitances CSG, CSD, and CSB can be deter-
mined from the following relations
 
C C C C C C
C C C C C C
C C C
SG GB GD GS BG DG
SD BG BD BS GB DB
SB DG DB
= + + − −
= + + − −
= + +C C CDS GD BD− −  
(6.38)
Thus, it is evident from Equation 6.36 that to calculate MOSFET intrinsic 
capacitances we need to calculate the charges QG, QD, QS, and QB as a func-
tion of terminal voltages, and if we take these charges as independent state 
variables, then charge conservation will be guaranteed. Thus, charge-based 
capacitance model is obtained by integrating the terminal charges QG and 
QB given in Equations 6.6 and 6.7 over the length of the channel under the 
charge conservation principle given by Equation 6.8. Thus, QG and QB can be 
easily obtained by integrating the corresponding charge per unit area over 
the active gate region. However, QS and QD can only be determined from 
the channel charge QI, because both source and drain terminals are in inti-
mate contact with the channel region. Therefore, it is necessary to partition 
the channel charge into charge QD associated with the drain terminal and a 
charge QS associated with the source terminal, such that
 Q Q QI S D= +  (6.39)
Although this partition of QI into (QS + QD) is not physically accurate, it does 
lead to MOSFET capacitance model, which agrees with the experimental 
results.
Channel Charge Partition: There are various approaches to partition QI into 
QS and QD [4–9,15–19]. These approaches vary from an equal division of QI 
across both terminals (QS = QD = 0.5QI) [7] to a QI multiplied by a “linear 
partitioning” or “weighted function” [4]. However, the channel-charge par-
tition scheme proposed by Ward and Dutton [4] agrees very well with the 
experimental results.
The Ward–Dutton partition is derived from 1D (one-dimensional) continu-
ity equation. Neglecting the generation-recombination in the channel region, 
1D continuity equation (Equation 2.80 or 2.81) at a point y along the channel at 
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(6.40)
Integrating Equation 6.40 along the channel from the source (y =  0) to an 
arbitrary point y along the channel, we get
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Again, integrating Equation 6.41 along the entire length of the channel, we get
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Since the integration is at any instant t, the right-hand side of the above equa-
tion can be rewritten by taking the time derivative outside the integral. Then 



























Equation 6.43 is the expression for the channel current at the position y = 0 at 
any time t, that is, the total current flowing through the source contact. The 
first term on the right-hand side is the average transport current in the chan-
nel at time t, that is, the DC current under quasistatic operation. Comparing 
Equation 6.43 with the expression for is(t) in Equation 6.4, we find that the 















An expression similar to Equation 6.43 can be derived for the drain current 










Thus, we can now calculate the terminal charges QG, QB, QS, and QD from 
Equations 6.6, 6.7, 6.44, and 6.45, respectively, using the expression for QI 
from Equation 6.8 to ensure charge conservation. First of all, we will derive 
the charge expressions for the long channel devices and then modify those 
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charge expressions for short channel devices. In general, the expressions for 
Qi and Qb required for deriving the charge expressions (Equations 6.6 and 
6.7) can be used from any DC current model for a MOSFET. However, in the 
following section, the widely used regional DC current model in circuit CAD 
tools is used to derive the expressions for charge-based capacitance model.
6.3.1 Long Channel Charge Model
In this section, the terminal charges are derived using the regional DC cur-
rent model discussed in Section 4.4.4. Thus, similar to drain current model, 
the charge-based model also consists of different expressions for terminal 
charges for different regions of device operations.
6.3.1.1 Strong Inversion
In Equation 4.95, the channel charge density Qi for a long channel MOSFET 
device is shown as
 Q y C V V V yi ox gs th( ) ( )= − − − α  (6.46)
and in Equation 4.91, the bulk-charge density for a long channel device is 
shown as
 
Q y C V y Vb ox B sb( ) ( )= − + +

γ δ φ2  
(6.47)
Since the total charge in the system must be zero, that is Qg + Qi + Qb = 0, 
using Qi and Qb from Equations 6.46 and 6.47, respectively, we get
 
Q y C V V V y V y V
C V V
g ox gs th B sb
ox gs th B




α δγ γ φ
γ φ
2
2 +( ) − −( ) V V ysb α δγ ( )  
(6.48)
Now, from the threshold voltage (Vth) Equation 4.10 of a MOSFET device, we 
can show that V V Vth B sb fb B− + = +γ φ φ2 2 , and from Equation 4.96, we get, 
α δγ−( ) = 1. Then, Equation 6.48 can be expressed as
 Q y C V V V yg ox gs fb B( ) ( )= − − − 2φ  (6.49)
Similarly, using Equations 4.10 and 4.96, Equation 6.47 can be expressed as
 Q y C V V V yb ox th B fb( ) ( )= − − − − −( ) 2 1φ α  (6.50)
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Equations 6.46, 6.49, and 6.50 are used to calculate the terminal charges using 
Equations 6.6 and 6.7 along with Equations 6.44 and 6.45 for charge partition-
ing. Let us first calculate QS and QD using Equations 6.44 and 6.45, respec-
tively. Since Qi(y) is known as a function of V, we first change the variable 

















































To express y in terms of Vds in Equation 6.51, we integrate Equation 6.14 from 
(y = 0, V = Vs = 0) to an arbitrary point (y, V) along the length of the channel 













































Now combining Equation 6.51 with Equations 6.46 and 6.52 and carrying out 
the integration, we get after simplification the terminal charges in the linear 
region of device operation as
 
Q WLC V V V AB
Q WLC V V
D ox gs th ds
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( ) ( )−( )1 2 αVds
 (6.55)
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When Vds  =  0, it is found from Equations 6.54 and 6.55, QS = QD = 
(1/2)WLC V Vox gs th( )− , which is obvious because of the symmetry.
The total gate charge QG can be obtained by integrating the gate charge 
density Qg over the area of the active gate region as
 Q W Q y dy
W
I










µ ⋅  (6.56)
where we have replaced the differential channel length dy with the corre-
sponding differential potential drop dV using Equation 6.14. Substituting for 
Qi and Qg from Equations 6.46 and 6.49, respectively, and carrying out the 
integration results in the following expression for the charge QG, we get
 Q WLC V V V
A











Similarly, the total bulk charge QB can be written as
 
Q W Q y dy
W
I












Again, substituting Qi and Qb from Equations 6.46 and 6.47 (or 6.50), respec-
tively, and carrying out the integration yields
 
Q WLC V V DB ox B sb ds= − + − −

γ φ α2 1( )  
(6.59)
















It is seen from the first expression in Equation 6.59 that the bulk charge con-
sists of two terms. The first term gives the total bulk charge due to the back 
bias Vsb and is related to the threshold voltage. The second term describes 
the additional charge induced by the drain bias. The second term reduces to 
zero when Vds = 0.
It is very easy to verify that the sum of QG, QS, QD, and QB is zero.
Equations 6.54, 6.57, and 6.59 are the terminal charges for the linear region 
of the device operation. The corresponding charges in the saturation region 
are obtained by replacing Vds by V V Vdsat gs th= −( ) α (Equation 4.98), in the 
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expressions for terminal charges in the linear region. Thus, the expressions 
for terminal charges QS, QD, QG, and QB in the saturation region are given by
 
Q WLC V V
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D ox gs th
S ox gs th
G ox gs fb
= − −( )
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∴ = + = − −( )Q Q Q WLC V VI s D ox gs th2
3  
(6.61)
It is observed from Equation 6.61 that the terminal charges in the satura-
tion region are independent of Vds. This is due to the fact that because of 
the channel pinch-off near the drain end of the device in saturation, the 
drain has no influence on the behavior of the device. Also, it is observed 
that the mobility degradation factor due to the gate field does not appear in 
the charge expressions. This is because of the global way of modeling the 
mobility, which cancels out while deriving the charges. Numerical device 
simulation results show that the mobility degradation has little effect on the 
terminal charges, thus validating the results obtained by analytical charge-
based model [13].
6.3.1.2 Weak Inversion
In the weak inversion region of a MOSFET device, though the number of 
mobile charges at the interface is small, these charges are important for mod-
eling the switching behavior of the device. Also, in this region, Qb >> Qi, 
and therefore, the bulk charges are not shielded by the inversion charge and 
behave differently compared to the strong inversion condition.
In order to derive expressions for the terminal charges in weak inversion, 
we assume that the current transport occurs by diffusion only as discussed 
in deriving the subthreshold drain current expression in Chapter 4. Indeed, 
this is a valid approximation for low gate voltages as discussed in Section 
4.4.4.4. Then from Equation 4.106, the drain current at any point y along the 





i= µ  (6.62)
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Integrating Equation 6.62 from (y = 0, Qi = Qis) to any point (y, Qi) along the 











vkT is the thermal voltage
Qis is the mobile charge density at the source end
At the drain end of the channel Qi = Qid.
Let us first calculate the source and drain charge QS and QD, respectively. 
Substituting for dy and y from Equations 6.62 and 6.63, respectively, to the 
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which on integration and after simplification using Equation 6.62 for Ids can 
be shown as
 





Now, substituting for the charge densities Qis and Qid from Equation 4.113, we 
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(6.66)
where we have used Equation 4.117 to eliminate fB from the expressions for 
Qis and Qid in Equation 4.113. Equation 6.66 can also be expressed by using 
Equation 4.121 relating the depletion capacitance Cd and the ideality factor 
n C Cd ox= + ( ) 1  as
 

































Using similar procedures we can show that the expression for the source 
charge QS in the weak inversion region is given by
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From Equations 6.67 and 6.68, we observe that at Vds  =  0 and Vgs  =  Vth, 
QD = QS = 0.5 WLCox(n − 1)vkT. It is also observed from Equations 6.67 and 
6.68 that QS and QD depend weakly on Vds. This is due to fact that for Vds 
greater than a few vkT, the terms involving Vds become negligible and there-
fore, QS = 2QD.
Since in weak inversion, the bulk charge QB is virtually independent of the 
S/D voltage Vds, we can use Equation 6.24 for QB, which at the boundary of 
the strong inversion can be rewritten as
 
Q WLC VB ox B sb= − +γ φ2  
(6.69)
Equation 6.69 is the same as the first term of the first expression in Equation 
6.59. If the channel charge is assumed zero (QI  =  0) in the subthreshold 
region, the gate charge becomes equal to the bulk charge. Thus, QG = −QB.
6.3.1.3 Accumulation
In the accumulation region of a MOSFET device operation, Vgb < Vfb; thus a thin 
layer of majority carriers are formed at the interface, forming a parallel plate 
capacitor with the gate. In this case, the bulk charge QB is simply written as
 
Q WLC V V VB ox gs sb fb= − + −( )  (6.70)
Since there is no current flow, the gate charge is given by
 Q Q WLC V V VG B ox gs sb fb= − = + −( )  (6.71)
6.3.2 Long Channel Capacitance Model
We can now derive the expressions for capacitances associated with a 
MOSFET using the equations derived for various charges in different regions 
of device operation and the definition of Cij in Equation 6.35. The mathemat-
ics to derive 12 capacitances is basic, however involved and long. It is left as 
an exercise for the readers.
The expressions for CGD and CDG in the linear region are obtained by differenti-
ating QG (Equation 6.57) with respect to Vd (or Vds) and QD (Equation 6.54) with 







































































The corresponding capacitances in the saturation region are obtained, either 
by differentiating the corresponding charges derived for saturation region 
(Equation 6.61) or by replacing Vds with Vdsat = (Vgs − Vth)/α, in Equation 6.72. 












Equations 6.72 and 6.73 clearly show the nonreciprocal nature of MOSFET 
terminal capacitances. It should be pointed out that CGD is most important 
among the gate capacitances because its effect is multiplied by the voltage 
gain between the drain and gate nodes due to the Miller effect.
The expressions for CGS and CSG are obtained by differentiating QG 
(Equation 6.57) with respect to Vs and QS (Equation 6.54) with respect to Vg 







































































































































Again, the nonreciprocal nature of the capacitance is self-evident. The 
detailed model equations with discussions can be found in the literature [3]. 
Interested readers are encouraged to read the relevant references.
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6.3.3 Short Channel Charge Model
In the derivation of long channel terminal charges and capacitances in the 
previous section, we have neglected the effects of velocity saturation, chan-
nel length modulation, and series resistance, since these effects are impor-
tant only for short channel devices (Chapter 5). As in the case of drain current 
modeling, we need to consider these in modeling terminal charges for short 
channel devices. However, the final charge equations including these short 
channel effects become more complex.
For the simplicity of modeling capacitances for short channel MOSFETs, 
the long channel charge model has been used by modifying the body effect 
 coefficient, α [8]. However, for accurate modeling of terminal charges and 
capacitances in short channel devices, short channel effects  including car-
rier velocity saturation, channel length modulation, and S/D series  resistance 
must be considered. In order to include the short channel effects in  modeling 
charges and hence capacitances for short channel devices, Ids  expression 
(Equation 5.72) for short channel devices in the linear region is used. Repeating 
Equation 5.72, Ids for short channel devices that includes SCE is given by
 I WC V V V
E
E E
ds ox gs th
eff y
y c

















































Substituting y = L and V = Vds in Equation 6.80, we get the expression for lin-
ear region Ids Equation 5.74. Equations 6.78 through 6.80 account for velocity 
saturation whereas μeff accounts for S/D series resistance.
Now, following the procedure used to derive terminal charges and capaci-
tances for long channel MOSFET devices in Sections 6.3.1 and 6.3.2, we get 
the expressions for the (QD) drain and source (QS) charges in the linear region 
of device operation as
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and, A and B are defined in Equation 6.55.
Comparing the expressions for QD and QS in Equation 6.81 for short chan-
nel devices with the corresponding expressions for long channel devices in 
Equation 6.54, we notice that the two equations have the same form differing 
only in parameters A′ and B′. As can be seen from Equation 6.82, A′ and B′ 
include the velocity saturation factor. Thus, in the case for a long channel 
device, the product LEc is very large, then A′ = A, B = B′, and Equation 6.81 
converges to Equation 6.54 as is expected.
Again, using the procedure for deriving QG for long channel devices, we 






















Substituting for Qi and Qg from Equations 6.46 and 6.49, respectively, and car-
rying out the integration, we get after simplification
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Here again, for long channel devices Equation 6.84 converges to Equation 6.57.
Similarly, we can show the bulk charge expression for short channel devices as
 
Q WLC V V DB ox B sb ds= − + + − ′
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and, D is given by Equation 6.60.
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In the case of short channel MOSFETs, the terminal charges and capaci-
tances cannot be calculated just by substituting Vds  =  Vdsat. However, for 
short channel devices, where velocity saturation and channel length 
modulation (CLM) become important, charge near the saturation  consists 
of two components. One is the charge near the source region where the 
gradual channel approximation can be applied and the other is the charge 
near the pinch-off region at the drain-end where carrier velocity saturates. 
This two-section model  creates a discontinuity in the capacitances from the 
 linear to  saturation regions, similar to the case of drain current modeling. 
Therefore, often the charge in the pinch-off is ignored for short channel 
modeling.
The effect of including velocity saturation in the charge expressions is a 
reduction in the amount of charge from its long channel value, which intui-
tively makes sense because carriers are velocity saturated. Although the 
effect of S/D resistance is not taken into account it is possible to include its 
effect externally.
In weak inversion, QI, and hence QS and QD, are assumed zero, similar to 
the long channel case. This means that QG = −QB in weak inversion. For short 
channel devices, the bulk charge QB is still given by Equation 6.24, however, 
the long channel body factor γ is replaced by an effective value of γ, to account 
for the reduction in the bulk charge density due to short channel and narrow 
width effects as discussed in Chapter 5.
6.3.4 Short Channel Capacitance Model
The expressions for the terminal charges for short channel devices given 
in Section 6.3.3 are used to calculate the corresponding capacitances using 
the procedure discussed for the long channel devices. The mathematics is 
basic, however involved. Thus, we will not derive the final expressions for the 
capacitances. 
It is difficult to accurately measure the capacitances for short  channel 
MOSFETs unlike the long channel devices. This is attributed to very 
small value of capacitances (~1 × 10−18 F) and the difficulty in separating the 
small transient currents due to the capacitances associated with the source 
and drain terminals by the large steady-state current (Ids) in small devices. 
Thus, most reported data on short channel capacitances are on the gate 
capacitances CGS, CGD, and CGB.
The measured capacitances include the overlap capacitances, and as such, 
they do not entirely describe intrinsic capacitances. This is particularly true 
for short channel devices with lightly doped drain (LDD) regions. However, 
no such  bias-dependent overlap is generally observed in short channel con-
ventional S/D  pn-junctions. The bias dependence of the overlap capacitance 
is due to the modulation of the lightly doped regions (n-region for nMOS-
FETs and p-region for pMOSFETs).
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6.4 Gate Overlap Capacitance Model
The S/D overlap capacitances are parasitic elements that originate due to 
the encroachment of S/D implant profile under the gate region during IC 
(integrated circuit) fabrication processes. The postimplant thermal process-
ing steps cause lateral diffusion of dopants under the gate and overlap of the 
S/D regions in the final device structure. Since in MOSFETs, S/D regions 
are normally symmetrical, the source overlap distance lov is same as that of 
the drain (Figure 6.5). Assuming the parallel plate formulation, the overlap 





Wl C WlGSO GDO
ox
ox
ov ox ov= = ⋅ =
ε0  (6.87)
From Equation 6.87, the source and drain overlap capacitances per unit width 
Cgso and Cgdo, respectively, are given by
 C C C lgso gdo ox ov= =  (6.88)
A third overlap capacitance that can be significant is due to the overlap 
between the gate and bulk as shown in Figure 5.7. This is the capacitance CGBO 
that occurs due to the overhang of the transistor gate required at one end and 
is a function of the effective polysilicon width that is equivalent to the drawn 
channel lengths. Thus, if Cgbo is the gate to bulk overlap capacitance per unit 
length, then the total gate-to-bulk overlap capacitance becomes
 C C LGBO gbo g=  (6.89)
where:










Different components of MOSFET gate overlap capacitance: Cov due to S/D encroachment 
length lov under the gate, Cfo outer fringing, and Cfi inner fringing. 
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Typically, CGBO is much smaller than CGSO/CGDO and, therefore, is often 
neglected.
In a MOSFET, in addition to the outer fringing capacitance, there is another 
parasitic capacitance that must be taken into account while calculating the 
overlap capacitance. Thus, MOSFET overlap capacitance can be approxi-
mated by the parallel combination of the (1) direct overlap capacitance Cov 
between the gate and the S/D, (2) outer fringing capacitance Cfo on the outer 
side between the gate and S/D, and (3) inner fringing capacitance Cfi on the 






















































Xj is the S/D junction depth




































In Equation 6.91, Cov is the parallel plate component of the effective overlap 
distance (lov + Δ), where Δ accounts for the fact that polysilicon thickness has 
a slope of angle α. It is a correction factor of higher order and is given by
 































It is observed from Equation 6.90 that the inner fringing component Cfi 
(channel side) is much larger than the outer fringing component Cfo because 
K Ksi ox≅ 3 , and in general, α  >  π/2. Thus, it is clear from Equation  6.91 
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that if the overlap distance lov approaches zero, there will be an overlap 
capacitance present in MOSFET devices due to the fringing components 
Cfo and Cfi.
Although, the inner fringing capacitance Cfi is found to be gate and drain 
bias dependent, Cfi calculated from Equation 6.90 is its maximum value. The 
value of Cfi decreases with the increase in the gate voltage from the sub-
threshold to strong inversion and approaches to zero in strong saturation. 
The overlap capacitance is bias dependent, particularly for advance CMOS 
(complementary metal-oxide-semiconductor) technology and thin gate oxide 
devices.
In advanced capacitance models [21,22], the bias dependence of overlap 
capacitance is considered by analytical expressions. Thus, the source over-
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CGSL and CKAPPA are the model parameters that account for the gate-bias 
dependence of the gate charge due to the source-body overlap region
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CGDL is a model parameter that accounts for the gate-bias dependence of 
the gate charge due to the drain-body overlap region
Then the total charge for the gate overlap over the source and drain regions 
is given by
 
Q Q Qoverlap,g overlap,s overlap,d= − +( )  (6.95)
A single equation for the overlap capacitance in both the accumulation and 
depletion regions is found through the smoothing functions Vgs,overlap and 
Vds,overlap for the source and drain side, respectively.
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Finally, the total charge for the gate overlap over the source and drain regions 
is given by
 
Q Q Qoverlap,g overlap,s overlap,d= − +( )  (6.99)
6.5 Limitations of the Quasistatic Model
The analytical expressions derived in Sections 6.2 and 6.3 for modeling the 
terminal charges and capacitances of a MOSFET device are based on the qua-
sistatic assumption; that is, the terminal voltages vary sufficiently slowly so 
that the stored charges (QG, QS, QD, and QB) can follow the variation in termi-
nal voltages. It has been found that for most of the digital circuits the quasi-
static model predicts acceptable results if the rise time τr of the waveforms of 
the applied signal and the transit time τt associated with the DC operation of 
the device satisfy the relation [1]
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 τ τr qs tN>  (6.100)
where:
Nqs is a factor with a value between 15 and 25, depending on the application
τt is defined as the average time taken by an inversion carrier to travel the 

































Equation 6.102 shows that the transit time is proportional to L2. Thus, the 
transit time decreases with the decrease in L, resulting in higher speed of 
device operation. If the carriers are velocity saturated, then Equation 6.102 
becomes invalid and the expressions for QI and Ids discussed in Section 5.3 
must be used to derive τt. However, a simple estimate for τt can be made by 
assuming that carriers are moving from source to drain with their scatter-
ing limited saturation velocity vsat for the entire length of the channel rather 
than only a part of the channel. Since carriers cannot move faster than vsat, 
the time required for the drain current to respond to the changes in the gate 








For long channel devices it can be shown from Equation 6.103 that the switch-
ing is limited by the parasitic capacitances rather than the time required for 
the charge redistribution within the transistor itself. Thus, quasistatic opera-
tion is valid for modeling intrinsic capacitances of the most long channel 
MOSFET devices.
It should be pointed out that Equation 6.100 is only a rough rule of thumb 
and often, due to the significant extrinsic parasitic capacitances, this rule is 
not restrictive. For modeling nanoscale devices the time dependence in the 
basic charge equations must be considered. The resulting analysis is called 
non-quasistatic analysis.
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6.6 S/D pn-Junction Capacitance Model
Source-drain pn-junction capacitances consist of three components: the bot-
tom junction capacitance, sidewall junction capacitance along the isolation 
edge, and sidewall junction capacitance along the gate edge. An analogous 
set of equations are used for both sides but each side has a separate set of 
model parameters.
In Chapter 2, we have shown that the expression for junction diode capaci-














For IC pn-junctions, the value mj is in the range of 0.2  <  mj  <  0.6. Plots of 
 Equ ation 6.104 show that the capacitance Cj decreases as the reverse-biased |Vd| 
increases (Vd < 0) as shown in Figure 2.28. However, Equation 6.104 shows that 
when the pn-junction is forward biased (Vd > 0), the  capacitance Cj increases and 
becomes infinite at Vd = fbi as observed in Figure 2.28  (curve 1). This is because 
Equation 6.104 no longer applies due to depletion approximation becoming 
invalid. For simplicity of modeling forward-biased pn-junction capacitances, we 
can make a series expansion of Equation 6.104. Thus, for modeling the forward-
biased pn-junction, Equation 6.104 is simplified by a series expansion of the 
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6.6.1 Source-Body pn-Junction Diode
The source-side pn-junction capacitance can be calculated by
 C A C P C W NF Cbs seff jbs seff jbssw effcj jbsswg= + + ⋅  (6.107)
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where:
Cjbs is the unit-area bottom source-body junction capacitance
Cjbssw is the unit-length source-body junction sidewall capacitance along 
the isolation edge
Cjbsswg is the unit-length source-body junction sidewall capacitance along 
the gate edge
Aseff and Pseff, are the effective junction area and perimeter, on the source-
side of the S/D diffusion, respectively
Weffcj and NF are the effective width of the S/D diffusions and the number 
of fingers, respectively
The components of the S/D pn-junction capacitances are obtained using the 
following expressions:










































































































































 W  
(6.110)
6.6.2 Drain-Body Junction Diode
The drain-side pn-junction capacitance can be calculated by
 C A C P C W NF Cbd deff jbd deff jbdsw effcj jbdswg= + + ⋅  (6.111)
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where:
Cjbd is the unit-area bottom drain-body junction capacitance
Cjbdsw is the unit-length drain-body junction sidewall capacitance along the 
isolation edge
Cjbdswg is the unit-length drain-body junction sidewall capacitance along the 
gate edge
Adeff and Pdeff, are the effective junction area and perimeter on the drain-
side of the source-drain diffusion, respectively


















































































































































In the above model equations, the compact model parameters are repre-
sented by upper-case letters.
6.7 Summary
This chapter presented the dynamic MOSFET models for small signal anal-
ysis of MOSFETs in very-large-scale-integrated circuits using quasistatic 
assumptions. MOSFET device capacitances are separated into intrinsic and 
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extrinsic or parasitic capacitances. First of all, the widely used simple Meyer 
intrinsic capacitance model is presented. We have derived the expressions 
for the terminal charges and capacitances and discussed the merits and 
demerits of the Meyer model. In order to overcome the limitations of Meyer 
model, more accurate charge-based capacitance model for both the long and 
short channel devices are presented. The validity and limitations of quasi-
static assumptions in capacitance modeling are also discussed. Finally, the 
extrinsic capacitances such as the MOSFET S/D overlap capacitance and S/D 
junction capacitances are presented.
Exercises
6.1 Complete the mathematical steps to show that the linear region 
capacitances of MOSFETs are given by Equation 6.20.
6.2 Plot the normalized capacitance C/Coxt versus (Vgs − Vth) characteris-
tics for each of the components of gate capacitance CGB, CGS, and CGD 
for an nMOSFET device with W = 1 μm, L = 250 nm, and Tox = 10 nm; 
consider the biasing condition −2.0 V < Vgs < 3.0 V and Vds = 1, 2, and 
3 V. Clearly state any assumptions you make and explain your plots.
6.3 Show that the channel charge partition for a MOSFET device with 





Compact MOSFET Models 
for RF Applications
7.1 Introduction
For analog and radio frequency (RF) applications of metal-oxide-semiconductor 
field-effect transistors (MOSFETs), it is critical to understand the behavior 
of these devices under applied signal. In Chapter 6, the analytical expres-
sions are derived for modeling the terminal charges and capacitances of a 
MOSFET device based on the quasistatic (QS) assumption. For analog/RF 
applications of MOSFETs, the effect of noise, non-quasistatic (NQS) effect, 
and resistive network of these devices must be properly characterized and 
modeled for circuit CAD (computer-aided design). This chapter presents 
the basic understanding of modeling device noise, high-frequency charac-
teristics such as NQS effect, and the resistive network of the devices.
7.2 MOSFET Noise Models
A careful observation of the drain current of a MOSFET reveals minute ran-
dom fluctuations, referred to as noise. Noise is inherently present in elec-
tronic devices with or without the presence of an applied external signal. 
Noise could be in output current as well as in output voltage. In an MOS 
(metal-oxide-semiconductor) analog circuits, noise in MOSFET devices can 
interfere with weak signals and significantly impact the accurate character-
ization of circuit performance. Therefore, it is very important to model and 
characterize noise in devices [1–3].
The amount of noise depends on the bandwidth of the characterizing sys-
tem. A common noise characterization technique involves a very narrow 
bandwidth, centered on a frequency f. The current noise spectral compo-
nents within this bandwidth have a certain mean square value. The ratio 
of this value to the bandwidth, as the latter is allowed to approach zero, 
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tends to what is called the power spectral density (PSD) of the current noise, 
denoted by Si(f). This quantity has units of square amperes per hertz (A2/Hz). 
Often the square root of the PSD is used instead, given by A Hz/ . For a noise 
voltage vn, one can similarly define a PSD Sv( f) as V2/Hz or its square root in 
V Hz/  [4].
The total mean square noise current within an arbitrary bandwidth extend-
ing from f = f1 to f = f2 can be found by summing the mean square values of 
the individual components within each sub-bandwidth Δf. More precisely, 
using the PSD concept, we have






= ∫ ( )  (7.1)
A similar result can be obtained for voltage noise. Detailed characteriza-
tion and modeling techniques of low- [5] and high-frequency [6] noise in 
advanced MOSFET devices are available in the literature. In this chapter, 
we have presented the basic understanding of modeling noise in MOSFET 
devices.
7.2.1 Fundamental Sources of Noise
Random fluctuations in the current (or voltage) in a device are generated 
by some fundamental processes in the device. The various types of noise 
present in an electronic device include (1) thermal (Johnson/Nyquist) noise, 
(2)  shot noise, (3) generation–recombination noise, (4) random  telegraph 
 signal (burst/popcorn) noise, and (5) 1/f or flicker noise. The detailed 
description of these sources can be found in the review articles [6,7]. This 
chapter presents only the basic models of the thermal and flicker noise in 
MOSFET devices.
7.2.2 Thermal Noise
7.2.2.1 Physical Mechanism of Thermal Noise
Thermal noise arises from the random thermal motion of electrons in a 
material. When an electron gets scattered, its velocity is randomized. Thus, 
at a particular instant, the number of electrons moving in a certain direc-
tion may be more than that in another direction and small net current flows. 
This current fluctuates in magnitude and direction, but the average over a 
long time is always zero. The PSD of thermal noise current in a material of 
resistance R and temperature T is not white or flat up to infinitely high fre-
quencies. It exists in every resistive medium and is unavoidable. However, 
it may be minimized by proper circuit design technique. For instance, input 
matching techniques using reactive elements can be used to lower the noise 
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in amplifiers since reactive elements do not generate thermal noise. Also, 
system bandwidth should be kept as small as possible to pass the desired 
signal since unused portions of the bandwidth cause unnecessary noise.
In order to understand thermal noise in a MOSFET, we will discuss first 
the thermal noise model of a resistor. It is known that the thermal noise of a 
resistor is directly proportional to temperature T. The spectral noise power 
density Si( f ) (mean square value of current per frequency bandwidth) of a 













k is the Boltzmann’s constant
The equivalent circuit of the thermal noise can be represented by a shunt 
current source i2, as shown in Figure 7.1.
The thermal noise characteristics in a MOSFET operating in strong inver-
sion region have been studied for over two decades. The origin of thermal 
noise in a MOSFET has been found to be related to the random thermal 
motion of carriers in the channel of the device [9]. Depending on this under-
standing, noise models have been developed and implemented in circuit 
simulators  [4]. Even though using the thermal noise model of a resistor 
can qualitatively explain the thermal noise in a MOSFET, it is not quantita-
tively accurate even at low drain bias [10,11]. Furthermore, as the moderate 
inversion region becomes important for low power applications, there is an 
increasing need for accurate noise modeling in this region. Therefore, the 
noise behavior of a transistor should be well modeled from strong inversion 










Equivalent circuit for the thermal noise of a resistor: (a) noise power as a current source in 
shunt with mean square value in2 and (b) noise power as a voltage source with mean square 
value vn2.
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7.2.2.2 Thermal Noise Model
Basic Model: The thermal noise model originally implemented in SPICE2 
(Simulation Program with Integrated Circuit Emphasis) [12] is given by
 Si f
kT





gm is the gate transconductance of the device
Equation 7.3 is found to be inadequate in the linear region, especially when 
Vds = 0, where the transconductance is zero so that the calculated noise  density 
is zero. However, in reality, the noise power density is not zero. To resolve this 
problem, the SPICE2 noise model is modified to the following form:
 Si f
kT




gds and gmb are the output conductance and the bulk transconductance, 
respectively
Advanced Thermal Noise Model: An advanced thermal noise model is used in 
the industry standard compact modeling tools. We will derive the thermal 
noise model following the steps described by Tsividis and McAndrew [4]. It 
is well known that PSD of the noise voltage, generated across a resistor of 
value R, is 4kTR [2]. If a small element in the MOSFET channel has a resis-
tance, ΔR, the noise voltage power of this element is
 ∆ ∆ ∆v kT R ft( ) =2 4  (7.5)










Weff is the effective channel width
μ is the electron mobility
Qi is the channel charge per unit area








( ) =2 4
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 (7.7)
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The current change caused by the voltage change Δvt in a device of effective 







i t= µ  (7.8)

















Substituting Equation 7.7 into Equation 7.9, we have






i( ) =2 4 2 µ  (7.10)
The total noise current power in a bandwidth Δf can be obtained by integrat-




























QI is the total inversion layer charge in the channel


















Equation 7.12 can be used for modeling thermal noise in MOSFETs with model-
specific computation of the total inversion charge QI. Equation 7.12 shows that 
the channel thermal noise PSD is independent of frequency where the assump-
tion of QS behavior is valid. It is observed from Equation 7.12 that the thermal 
noise increases with the increasing gate voltage Vgs since QI increases with Vgs 
and it increases with the decreasing channel lengths [6]. However, the experi-
mental data show that thermal noise depends weakly on the drain voltage Vds. 
This indicates that the noise contribution from the velocity saturation region of 
the channel is negligible. This is theoretically justified from the thermal noise 
model since QI saturates in the velocity saturation region.
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7.2.3 Flicker Noise
7.2.3.1 Physical Mechanism of Flicker Noise
The low-frequency noise, commonly referred to as the flicker noise or 1/f noise, 
is characterized by 1/f dependency of its spectral density. There has been a 
continuous effort to understand the physical origin of flicker noise [13–18], 
leading to three different theories: (a) carrier density fluctuation model [19], 
(b) mobility fluctuation model [20], and (c) correlated carrier and mobility 
fluctuation model or the unified theory [21]. In the carrier density fluctua-
tion model, the noise is explained by the fluctuation of channel free carriers 
due to the random capture and emission of carriers by interface traps at the 
Si-SiO2 interface. According to this model, the input noise is independent 
of the gate bias, and the magnitude of the noise spectrum is proportional 
to the density of the interface traps. A 1/f noise spectrum is predicted if 
the trap density is uniform in the oxide. The experimental results show a 
1/f γ spectrum where the value of γ is in the range of 0.7 < γ < 1.2 [17,22]. 
Experimental data also show that γ decreases with increasing gate bias in 
p-channel MOSFETs [23]. These experimental results are explained using 
modified charge density fluctuation model whereas the technology and the 
gate bias dependence of γ are explained assuming nonuniform spatial dis-
tribution of active traps in the oxide [19,23]. In the mobility fluctuation model, 
the flicker noise is considered to be the result of fluctuations in the carrier 
mobility given by Hooge’s empirical relation for the spectral density of the 
flicker noise in a homogeneous device [24]. It has been proposed that the 
fluctuation of the bulk mobility in MOSFETs is induced by changes in pho-
non population [25]. The mobility fluctuation models predict a gate bias–
dependent noise. However, they cannot always account for the magnitude 
of the noise [26]. In the unified theory, the origin of 1/f noise is assumed to 
be due to the capture and emission of carriers by the interface traps causing 
fluctuation in both the carrier number and mobility [21]. The unified theory 
can explain most of the experimental data and has been implemented in 
most compact-model extraction and circuit CAD tools [27–29].
7.2.3.2 Flicker Noise Model













Sid is the drain current noise PSD
Ids is the drain current
AF is the flicker noise exponent
EF is the flicker noise frequency coefficient
KF is the flicker noise coefficient
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The basic model given by Equation 7.13 is not adequate for the  characterization 
of noise in advanced MOSFET devices. Therefore, in this section, the uni-
fied flicker noise model that explains most of the observed behavior of low-
frequency noise is presented.
Let us assume that y is the distance along the direction of channel length, 
z is the distance along the direction of channel width, and x is the coordi-
nate along the direction of oxide thickness perpendicular to both the y and z 
directions.
For a section of channel width Weff and length Δy in a MOSFET, fluctuations 
in the amount of trapped interface charge will introduce correlated fluctua-
tions in the channel carrier concentration and mobility. The resulting frac-



























N is the number of channel carriers per unit area
Nt is the number of occupied traps per unit area
The sign in front of the mobility term in Equation 7.14 is dependent on 
whether the trap is neutral or charged when filled [29]. The ratio of the fluc-
tuations in the carrier number to the fluctuations in occupied trap number, 
Rn = δΔN/δΔNt, is close to unity at strong inversion but assumes smaller val-


















Cinv is the inversion layer capacitance
Cdep is the depletion layer capacitance
Cit is the interface trap capacitance








vkT is the thermal voltage












C C CkT ox dep it* = + +( )  (7.18)














μox is the mobility limited by oxide charge scattering
α is the scattering coefficient and is a function of the local carrier density 
due to channel charge screening effect [31]

































Thus, PSD of the local current fluctuations is



























SΔNt(y, f ) is the PSD of the fluctuations in the number of the occupied traps 
over the area Weff Δy
and is given by
 S y f N E x y z yf f
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dx dz dE  (7.23)
where:
Nt(E,x,y,z) is the distribution of the traps in the oxide and over the energy 
band
τ(E,x,y,z) is the trapping time constant
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exp  is the trap occupancy function where Efn is the 
electron quasi-Fermi level
w = 2πf is the angular frequency
Tox is the oxide thickness
Ec − Ev is the silicon energy gap
In order to evaluate the integral in Equation 7.23, the following assumptions 
are used:
 1. The oxide traps have a uniform spatial distribution near the inter-
face, that is, Nt(E,x,y,z) = Nt(E)
 2. The probability of an electron penetrating into the oxide decreases 
exponentially with the distance from the interface
 As a result the trapping time constant is given by
 τ τ γ= ⋅( )0( )expE x  (7.24)
 where:
τ0(E) is the time constant at the interface
γ is the attenuation coefficient of the electron wave function in 
the oxide
Since f ft t1−( ) in Equation 7.23 behaves like a delta function around the 
quasi-Fermi level, the major contribution to the integral is from the trap level 
around Efn. Thus, Nt(E) can be approximated by Nt(Efn) and taken out of the 
integral. Replacing f ft t1−( ) in Equation 7.23 by kT df dEt( ) and carrying out 
the integration yields
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N Et fn* ( )  is the equivalent oxide-trap density that produces the same noise 
power if there were no contributions from the mobility fluctuations
In the present model N Et fn* ( )  is approximated as a three-parameter function 
of the channel carrier density such as
 N E A BN CNt fn* ( ) = + + 2  (7.28)
where:
A, B, and C are technology-dependent model parameters
Using Equation 7.27, the flicker noise power spectrum density in the different 
operation regions of MOSFETs can be found.
 1. Linear region in strong inversion (Vgs > Vth and Vds < Vdsat)
 In the strong inversion region, the charge density of carrier is 
given by
 qN y C V V V yox gs th( ) ( )= − − α  (7.29)
 Thus, we have
 qN qN C V Vox gs th0 0= = − ( )  (7.30)
 qN qN L C V V VL eff ox gs th ds= ( ) = − − α  (7.31)
where:
N0 and NL are carrier densities at the source and drain ends of the 
channel, respectively
























 Substituting Equations 7.15 and 7.28 into Equation 7.32 and perform-






































2 2C N NL  (7.33)
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 2. Saturation region in strong inversion (Vgs > Vth and Vds ≥ Vdsat)
 In the saturation region, the channel can be divided into two parts: 
one part is from the source to the velocity-saturation or pinched-off 
point discussed in Chapter 4 and the other part is from the velocity-
saturation point to the drain end given by the length li. Then the total 
































































C V V VL ox gs th dsat= − −( )1 α
 3. Subthreshold region (Vgs < Vth)
 From Equations 4.112 and 4.117, we can show that the channel charge 
density in the subthreshold region is given by





















n is the subthreshold swing factor
Vth is the voltage when the surface potential is equal to 2ϕB
 Substituting Equation 7.35 into Equation 7.27 and rearranging, we 
get the following expression for the spectral flicker noise power den-
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 In the subthreshold region, it is reasonable to assume that N << N* 
and N*t = A + BN + CN2 ≅ A. Thus, the flicker noise power in the 
subthreshold region can be simplified to
 Si f
Aqv I










 However, the flicker noise model of p-channel MOSFETs is not clear, 
especially in the weak inversion region [32].
Figure 7.2 shows the measured and simulated low-frequency noise behav-











































Simulated and measured low-frequency noise characteristics of nMOSFET and pMOSFET 
devices as a function of frequency with L = 0.28 μm and W= 10 μm; the data are obtained under 
the biasing condition Vgs = 1.25 V and Vds = 2.5 V at room temperature.
273Compact MOSFET Models for RF Applications
Figure 7.3 shows noise PSD as a function of frequency. The plot shows 
thermal noise and flicker noise for both nMOSFETs and pMOSFETs.
Figure 7.4 shows the small-signal equivalent circuit of a MOSFET 
























Noise spectra of an nMOSFET and a pMOSFET device measured at Ids  =  500  μA at room 
 temperature; dimensions of both devices are W = 2000 μm and L = 0.5 μm.















Small signal equivalent circuit model of a MOSFET suitable for RF and microwave frequen-
cies including the noise sources ignoring body effect; vRg, iRs, iRd, and iRdb are the noise sources 
that model thermal noise from parasitic resistaces Rg, Rs, Rd, and Rdb, respectively; ig and id are 
the noise sources that model the gate current noise and channel noise (thermal and flicker 
noise), respectively; Cgs, Cgd, Cgb, and Cdb are the gate-source, gate-drain, gate-body, and drain-
body capacitances, respectively; and ig, id, gm, and vgs are small-signal parameters. (Data from 
M.J. Deen et al., IEEE Trans. Electron Dev., 53, 2062–2081, 2006.)
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7.3 NQS Effect
In Chapter 6, the charge and C–V models are derived based on the QS 
approximation; that is, the inversion charge responds to the changes in the 
applied signal instantaneously. However, the QS approximation breaks 
down when signal changes occur on a timescale comparable to the device 
transit time.
As very-large-scale-integrated (VLSI) circuits become more performance-
driven, it is sometimes necessary to predict the device performance for 
operation near the device transit time. However, as discussed in Chapter 5, 
most models available in SPICE use the QS approximation [33]. In a QS 
model, the channel charge is assumed to be a unique function of the 
instantaneous biases; that is, the charge has to respond to change in volt-
ages with infinite speed. Thus, the finite charging time of the carriers in 
the inversion layer is ignored. In reality, the carriers in the channel do 
not respond to the signal immediately; thus, the channel charge is not a 
unique function of the instantaneous terminal voltages (QS) but a func-
tion of the history of the voltages (NQS). This problem may become pro-
nounced in the RF applications, or when Vgs is close to Vth, or when long 
channel devices coexist with deep submicron devices as in many mixed 
signal circuits. In these circuits, the input signals may have rise or fall 
times comparable to or even smaller than the channel transit time. For 
long channel devices, the channel transit time is approximately inversely 
proportional to (Vgs − Vth) and directly proportional to L2. Since the carriers 
in these devices cannot follow the changes of the applied signal, the QS 
models may give inaccurate or anomalous simulation results that cannot 
be used to guide circuit design. Two-dimensional (2D) numerical simula-
tion results show that the most common QS model that uses 40/60 drain/
source charge partitioning [34] results in an unrealistic large drain current 
spike during a fast turn-on [35].
Besides affecting the accuracy of simulation, the nonphysical results can 
also cause oscillation and convergence problems in the numerical iterations 
in circuit CAD. It is common among circuit designers to circumvent the con-
vergence problem by using a 0/100 drain/source charge partitioning ratio 
[36], which attributes all transient charges to the source side. However, the 
numerical device simulation results show that this nonphysical solution 
merely shifts the current-spike problem to the source current; thus it only 
works when the source is grounded.
Moreover, none of these QS models can be used to accurately predict the 
high-frequency transadmittance of a MOSFET as pointed out by Tsividis 
and Masetti [37]. It is a common practice in high- frequency circuit designs 
to break a long channel MOSFET into N equal parts in series (N-lumped 
model) due to the lack of NQS models. The accuracy increases with N, 
at the expense of simulation time [38]. However, this method becomes 
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impractical when the device channel length is small because the short chan-
nel effects in the subtransistors may be activated. As an example, it is found 
that the results of modeling a 200 μm long MOSFET device in strong inver-
sion (saturation) is completely different from modeling two 100 μm long 
MOSFETs in series.
It has been found that for RF applications the NQS model is necessary to 
fit the measured high-frequency characteristics of devices with even short 
channel length where the operation frequency is above 1 GHz [39,40]. Thus, 
NQS model is desirable in some mixed signal IC (integrated circuit) and RF 
applications. Therefore, a compact model that accounts for the NQS effect 
is highly desirable. Some NQS models based on solving the current conti-
nuity equation have been proposed [41–43]. They are complex and require 
long simulation time, making them unattractive for use in circuit simulation. 
In this chapter, an NQS model based on the Elmore-equivalent resistance-
capacitance (RC) circuit is described [35]. It uses a physical relaxation time 
approach to account for the finite channel charging time. This NQS model 
applicable for both the large signal transient and small signal AC analysis is 
discussed in the next section.
7.3.1 Modeling NQS Effect in MOSFETs
Typically, the channel of a MOSFET is analogous to a bias-dependent 
RC-distributed transmission line [44]. In QS approach, the gate capacitors are 
lumped with the intrinsic source and drain nodes [35]. This ignores the fact 
that the charge build-up in the center portion of the channel does not follow 
a change in Vg as readily as it does at the source or drain edge of the chan-
nel. Breaking the transistor into N devices in series offers a good approxima-
tion for the RC network but has the disadvantages discussed in Section 7.3. 
A physical and efficient approach to model the NQS effect would be to for-
mulate an estimate for the delay time through the channel RC network, and 
incorporate this time constant into the model equations.
One of the most widely used methods to approximate the RC delay was 
proposed by Elmore [45], considering the mean, or the first moment, of the 
impulse response. Utilizing Elmore’s approach, the RC distributed channel 
can be approximated by a simple RC equivalent circuit that retains the low-
est frequency pole of the original RC network. The new equivalent circuit 
is shown in Figure 7.5. The Elmore resistance (RElmore) in strong inversion is 
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where:
Qi is the amount of channel inversion charge per unit area
ELM is a parameter, referred to as the Elmore constant (=5) that is used to 
match the lowest frequency pole
It is reported that the value of ELM required to match the output of  different 
possible equivalent circuits is about 3 and it is invariant with respect to 
W and L [35]. The comparison of the time and frequency domain responses 
of the Elmore equivalent network shown in Figure 7.5 with the conventional 
distributed channel representation of a device shows a reasonable match 
between the Elmore’s equivalent circuit and the distributed RC network [35].
However, direct implementation of the model shown in Figure 7.5 requires 
two additional nodes that increase the computational time. In addition, 
the change in the device topology may require modifications of the 
 existing compact model formulations. Therefore, to improve the compu-
tational efficiency within the framework of an existing compact model, 
simplifying assumptions are made to develop a simplified NQS model. 
For example, we assume that the bulk charging current is negligibly small. 
Then the gate, drain, and source terminal currents can be described by the 
expression
 I t I t j
dQ t
dt
j G D Sj j DC xpart
i( ) ( )
( )
; , ,= + =where  (7.40)
where:
Ij(t) represents the total gate, drain, and source currents
I tj DC( )  represents the DC gate, drain, and source currents
Qi(t) is the actual channel charge at any given time t
jxpart represents the channel charge partitioning ratios [46,47] for the gate 
(Gxpart), drain (Dxpart), and source (Sexpart)
so that







Transisent and small signal equivalent circuit model for a MOSFET device. (Data from M. Chan 
et al., IEEE Trans. on Electron Dev., 45, 834–841, 1998.) 
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In the 40/60 partitioning scheme, Dxpart varies from 0.5 at Vd = 0 to 0.4 in the 
saturation region, and Sxpart varies from 0.5 to 0.6 [33,48]. However, since the 
0.4/0.6 scheme covers a wide range of voltage and the error introduced by 
using a constant Dxpart = 0.4 and Sxpart = 0.6 is less than 5%, these values can be 
adopted to simplify the model.

















Qiq(t) is the equilibrium, or QS, channel charge under the instantaneous 
bias at any time t
The assumption of equilibrium at all times gives an error in calculating the 
NQS currents. To account for the NQS current, a new state variable Qdef is 
introduced to keep track of the amount of deficit (or surplus) channel charge 
relative to the QS charge at a given time.









def iq i( ) ( ) ( )= −  (7.44)
Qdef is allowed to decay exponentially to zero after a step change in bias with 





dQ ti def( ) ( )≅
τ
 (7.45)
Qdef(t) can be calculated from Equation 7.44, and a subcircuit, shown in 
Figure  7.6, has been introduced to obtain the solution. The subcircuit is a 
direct translation from Equation 7.44. The node voltage gives the value of 
Qdef(t). The total charging current is given by the current going through the 
resistor of value τ. With this approach, only one additional node is needed 
and the topology of the original transistor model is not affected.
The value of the channel relaxation time constant τ is composed of the terms 
related to the diffusion and drift currents (calculated from the RC Elmore 
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In order to derive a simplified NQS model, Cox is used in Equation 7.47 
instead of the bias-dependent parameters (Csg  +  Cdg). It is found that the 
simulated relaxation time τ obtained by Equation 7.48 agrees very well with 
that obtained by a 2D numerical device simulation under various biasing 
conditions [35].
In reality, NQS effects are important for long channel devices driven by fast 
switching inputs. However, NQS effects have also been observed in short 
channel devices [39,40]. When a MOSFET is operated in the velocity satura-
tion regime, the channel conductivity is reduced, thus increasing the value 
of τ [35]. The circuit simulation data using NQS model show that the error 
resulting from the velocity saturation effect in a MOSFET is usually less than 
20%. This error can be further reduced by optimizing Elmore constant to 
achieve an acceptable simulation data for both linear and saturation regions. 
However, accurate results can be obtained using an empirical model for the 
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Again, the simulated relaxation time obtained by empirical expressions in 
Equation 7.49 and 2D numerical device simulation agree very well [35].
For the simplicity of NQS modeling, it is assumed that the bulk charging 
current is zero [35]. This assumption is justified since for most applications 
Qdef iD = ID(dc) + XD











A simplified representation of Elmore’s equivalent circuit for modeling NQS effect in MOSFETs. 
(Data from M. Chan et al., IEEE Trans. on Electron Dev., 45, 834–841, 1998.) In text, Qcheq ≡ Qiq.
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the NQS effect from the bulk charge is negligible and does not significantly 
impact small signal simulation. However, the body current can be included 
by partitioning Qdef between the gate and the body [35,49].
7.4 Modeling Parasitic Elements for RF Applications
With the continuous scaling down of CMOS technologies to the nanoscale 
regime, RF circuits are realized in a standard CMOS process [50]. Therefore, 
a compact model for circuit CAD that is valid for a broad range of bias condi-
tions, device sizes, and operating frequencies is of utmost importance. The 
widely used RF modeling approach is to build subcircuits based on MOSFET 
models that are suitable for analog/digital applications [40,51–55]. In the 
subcircuit, parasitic elements around gate, source, drain, and substrate as 
shown in Figure 7.7 are added to improve the accuracy of the model at high 
frequencies [40]. An important part of RF modeling is to establish physical 
and scalable model equations for the parasitic elements at the source, drain, 
gate, and substrate. The scalability of the intrinsic device is ensured by the 
core model library developed using the target compact model discussed in 
Chapters 4 and 5. We will now discuss the techniques to model the gate and 
substrate resistances for RF and analog applications.
7.4.1 Modeling Gate Resistance
At any low frequency, the gate resistance of a MOSFET can be calculated 










A subcircuit with parasitic elements added to an intrinsic MOSFET model for RF analysis. 
(Data from Y. Cheng et al., Proceedings of the ICSICT, 416–419, 1998.) 







sh gate= ρ ,  (7.50)
where:
Weff and Leff are the effective channel width and channel length of the 
device, respectively
ρsh,gate is the gate sheet resistance per square [Chapter 2, Section 2.2.5.3]. The 
typical sheet resistance for a polysilicon gate ranges between 20 and 
40 Ω per square and is significantly lower for silicide as well as for 
metal stack processes
At high frequencies, the accurate modeling of the gate resistance is very 
complex due to the distributed transmission-line effect. Therefore, a lumped 
equivalent gate resistance α times the end-to-end gate resistance given in 









ρ ,  (7.51)
where:
αg = 1/3 to account for the distributed RC effects when the gate electrode 
is contacted at one end and αg = 1/12 when the electrode is contacted 
on both ends [57]
It is found that the distributed RC effect of the gate as well as the NQS effect, 
that is, the distributed RC effect of the channel, affects the high-frequency 
characteristics of MOSFET devices. Therefore, an additional component of 
gate resistance must be considered to account for the distributed RC effect in 
the channel or NQS effect. Thus, at high-frequency operation of a MOSFET 
device, the distributed channel resistance seen by the signal applied to the 
gate also contributes to the effective gate resistance in addition to the resis-
tance of the gate electrode. Then the effective gate resistance consists of two 
parts: the distributed gate electrode resistance (Rg,eltd) and the distributed 
channel resistance seen from the gate (Rgch), as shown in Figure 7.8 [58].
 R R Rg eff g eltd gch, ,= +  (7.52)
Typically, Rg,eltd is insensitive to bias and frequency and, therefore, is obtained 













αg is 1/3 when the gate terminal is brought out from one side and 1/12 
when connected on both sides
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L is the channel length
the parameter β models the external gate resistance
Now, Rgch includes the static channel resistance (Rst) that accounts for the DC 
channel resistance and the excess-diffusion channel resistance (Red) due to 
the change of channel charge distribution by the AC excitation of the gate 
voltage. Both Rst and Red together determine the time constant of the NQS 
effect. Rst is modeled by integrating the resistance along the channel under 
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Vdsat ≅ (Vgs − Vth) is the saturation drain voltage
Both Idsat and Vdsat can be calculated from the target compact model. And, Red 











η is a technology-dependent constant






Distributed nature of gate electrode resistance, channel resistance network, and gate capaci-
tance for modeling the efective gate resistance for RF analysis of MOSFET devices. (Data from 
X. Jin et al., IEDM Technical Digest, 961–964, 1998.) 
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Thus, the overall channel resistance seen from the gate is
 
1 1 1








γ is a parameter accounting for the distributed nature of the channel 
resistance
It is shown that if the resistance is uniformly distributed along the chan-
nel, the value of γ is 12 [58]. However, this assumption is true only in the 
saturation region; therefore, γ is used as a fitting parameter. Thus, from 
Equations 7.53 and 7.56 (along with Equation 7.52), we can model the effec-
tive gate resistance network for RF application. The reported simulation 
results using the above-described model show very good agreement with 
the data obtained by numerical device simulation.
7.4.2 Modeling Substrate Network
Modeling of the substrate parasitic elements and substrate network is very 
important for RF applications of MOSFET devices [40,59]. In order to obtain 
the desired scalable RF model, it is critical to develop scalable model for each 
component of the substrate network. A three-resistance substrate network 
equivalent circuit shown in Figure 7.9 is used for modeling the substrate par-
asitic elements at high frequencies [40].
In Figure 7.9, CJSB and CJDB are the capacitances between the source-body 
and drain-body pn-junctions, respectively, RSB and RDB are the resistances 
between the source-body and drain-body to account for the resistive losses 
at the source-drain signal coupling, and RBDS is the substrate resistance. 
Using a two-port substrate network, the above model has been verified using 
2D-numerical device simulation [40,59].






A three-resistance equivalent circuit for the substrate network: CJSB and CJDB are the capacitances 
between the source-body and drain-body pn-junctions, respectively. 
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7.4.3 MOSFET RF Model for GHz Applications
Using the lumped gate resistance and the substrate resistance network 
models described earlier, a unified compact device model can be realized 
for simulations of both RF and baseband analog circuits. The equivalent 
circuit model is shown in Figure 7.10 [54]. The RF MOSFET model can be 
realized with the addition of three resistors Rg, Rsubd, and Rsubs to the existing 
compact model. In Figure 7.10, Rg models both the physical gate resistance 
and the NQS effect, whereas Rsubd and Rsubs are the lumped substrate resis-
tances between the S/D junctions and the substrate contacts. The  values 
of Rsubd and Rsubs may not be equal as they are functions of the transistor 
layout [54].
7.5 Summary
In this chapter, the basic modeling techniques for analog and RF 
 applications  are presented. These approaches include modeling of noise, 
NQS effect, and the parasitic gate and substrate networks for high- 
frequency applications. The primary objective of this chapter is to expose 
readers to these RF models for the sake of completeness of the compact 
modeling activities and understanding of the advanced VLSI circuits. 
The readers would benefit from the basic understanding presented in this 










A MOSFET RF model developed used in conjunction with standard compact model. (Data 
from J.-J. Ou et al., IEEE Symposium on VLSI Technology, 94–95, 1998.) 
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Exercises
7.1 Use the expression for the inversion charge from the MOS Level 1 
model to calculate and plot the thermal noise PSD as a func-
tion of the channel length at room temperature for nMOSFET 
and pMOSFET devices of channel length, 100  <  L  <  1000  nm; 
W =  1000 nm. Given that the surface mobilities for electrons and 
holes are 600 cm2 V−1 sec−1 and 400 cm2 V−1 sec−1, respectively.
7.2 Complete the mathematical steps to derive the flicker noise PSD 
given in Equation 7.27. Clearly state any assumptions you make.
7.3 Use the subthreshold region drain current expression (Equation 
4.122) to derive the diffusion resistance in the channel given by 
Equation 7.55. Clearly state any of the assumptions you make.
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8
Modeling Process Variability 
in Scaled MOSFETs
8.1 Introduction
This chapter presents compact MOSFET (metal-oxide-semiconductor field-
effect transistor) modeling approaches for process variability-aware VLSI 
(very-large-scale-integrated) circuit CAD. The circuit design for advanced 
VLSI technology is severely constrained by random and systematic pro-
cess variability [1]. With continued miniaturization of MOSFET devices 
[2–8], performance variability induced by process variability has become a 
critical issue in the design of VLSI circuits using advanced CMOS (comple-
mentary metal-oxide-semiconductor) technologies. Process variability in 
scaled CMOS technologies severely impacts the delay and power variabil-
ity in VLSI devices, circuits, and chips, and this impact keeps increasing as 
MOSFET devices and CMOS technologies continue to scale down [1,9–13]. 
The increasing amount of within-die process variability on the yield of VLSI 
circuits, such as static random access memory (SRAM), has imposed an enor-
mous challenge in the conventional VLSI design methodologies. Similarly, 
the chip mean variation due to across-the-chip systematic process variabil-
ity also imposes serious challenge in the conventional VLSI circuit design 
methodologies. Because of process variability constraints, an advanced VLSI 
circuit, optimized using the conventional design methodology, is more sus-
ceptible to random performance fluctuations. Thus, new circuit design tech-
niques to account for the impact of process variability in VLSI circuits have 
become essential [1,9]. And, compact model addressing the impact of random 
and systematic process variability in scaled MOSFET devices is crucial for 
the simulation and analysis of advanced VLSI circuits. Process variability in 
manufacturing technology includes front-end or intrinsic process variability 
due to various dopant implant and thermal processing steps and back-end 
variability of metal lines for interconnecting the devices in the VLSI circuits. 
Both the front-end and interconnection process variabilities are important 
for circuit analysis. Over the years, different approaches have been used to 
develop statistical models for circuit analysis to account for intrinsic process 
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variability [9,14–21]. In this chapter, we will present different approaches to 
develop statistical compact MOSFET device models to account for the front-
end process variability in VLSI circuit design.
8.2 Sources of Front-End Process Variability
The intrinsic sources of variability in VLSI device performance arise from 
the random variability of fabrication-processing steps [1,9–11]. Typically, the 
intrinsic process variability is grouped as systematic and stochastic or random 
as shown in Figure 8.1.
8.2.1 Systematic or Global Process Variability
Systematic variation in IC (integrated circuit) device and chip performance is 
caused by inherent random character of IC-processing steps. The systematic 
component is defined as the global or inter-die process variability [1,9–13]. 
The global process variability causes die-to-die, wafer-to-wafer, or lot-to-
lot systematic parametric fluctuations between identical devices [1,9–13]. 
Global variability causes a shift in the mean value of the sensitive design 
parameters, including the channel length (L), channel width (W), gate oxide 
thickness (Tox), resistivity, doping concentration, and body effect as shown in 
Figure 8.2. Systematic differences may lead to longer channel length transis-
tors than the nominal devices, causing them to switch more slowly due to 
reduced drive current, resulting in slower ICs with lower leakage current. 
On the other hand, the shorter (than the nominal) channel length devices 
would lead to faster die easily meeting clock-frequency specifications; how-






Types of process variability: random variation of a parameter around its mean value and sys-
tematic variation of the mean value of a parameter.
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current specifications. In the semiconductor industry, the systematic process 
variation has been the major interest to IC chip manufacturers in maintain-
ing competitive yield over multiple technology nodes [4]. The systematic pro-
cess variability in manufacturing technology has been accounted in compact 
modeling by defining process corners, that is, boundaries in parameter vari-
ation that account for process tolerances [1,9].
8.2.2 Random or Local Process Variability
The random variation in IC device and chip performance arises from sto-
chastic variations inherent to the discrete nature of dopant impurities and 
point defects as well as random variations in the complex processing steps 
of nanometer scale CMOS technology. Random variability is defined as the 
local or intra-die process variability [1,9]. Local process variability causes 
parametric fluctuations or mismatch between identically designed devices 
within a die as shown in Figure 8.1. The major sources of intrinsic process 
variability in advanced CMOS technologies include random discrete doping 
(RDD), line-edge roughness (LER), line-width roughness (LWR), and oxide 
thickness variation (OTV) as shown in Figure 8.2 [1,9–13].
The front-end process variability in CMOS technology has been exten-
sively studied and the major sources of process variability along with their 
impact on device and VLSI circuit performance have been reported [1,9–11]. 
In the following section, a brief overview of the sources of front-end process 
variability is presented.
8.2.2.1 Random Discrete Doping
In the channel region of a MOSFET device, RDD results from the discreteness 

















The critical sources of variability in CMOS devices; here L, W, and Xj are the channel length, 
channel width, and S/D junction depth of MOSFET devices, respectively; and V is the volume 
of charge in the channel region. (Data from S.K. Saha, IEEE Access, 2, 104–115, 2014.)
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region is doped with dopant atoms to control its threshold voltage (Vth) [5–8]. 
For a device with channel doping concentration NCH and source/drain (S/D) 
junction depth Xj, the total number of dopant atoms in the channel region is 
given by [1,9]:
 N N W L XCHtotal CH j≅ ⋅ ⋅⋅  (8.1)
Equation 8.1 shows that the continuous scaling down of L, W, and Xj causes 
the total number of dopants in the channel to decrease, despite the corre-
sponding increase in the channel-doping concentration according to the 
CMOS scaling rule [2,3]. Using Equation 8.1 and the target specifications for 
advanced CMOS technology scaling by International Technology Roadmap for 
Semiconductors [22], the estimated decrease in NCHtotal over the scaled technol-
ogy nodes is shown in Figure 8.3. Figure 8.3 implies that the number of dop-
ants in a transistor channel is a discrete statistical quantity with probability to 
occupy any random location. Therefore, in an advanced CMOS technology, 
two identical transistors next to each other have different electrical character-
istics because of the randomness in a few dopant atoms, resulting in intra-die 
device and circuit performance variability.
The major effects of RDD include significant variability in Vth, variabil-
ity in the overlap capacitance (Cov) due to the uncertainty in the position of 
S/D dopants under the gate, and variability in the effective S/D series resis-
tance (RDS). The impact of RDD-induced process variability on Vth mismatch 

























Estimated average channel doping concentration with scaling bulk CMOS devices in the 
nanoscale regime; the calculation is performed following ITRS. (Data from S.K. Saha, IEEE 
Access, 2, 104–115, 2014.)
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C is a number and is given by 0.8165 [23] or 0.7071 [24] with or without the 
dopant variation along the depth of the channel region, respectively
q is the electronic charge
εsi and εox are the permittivity of silicon and silicon-dioxide (SiO2), 
respectively
φB kT CH iv N n= ( )ln /  is the bulk potential of the channel region of MOSFETs 
and vkT and ni are the thermal voltage and intrinsic carrier concentra-
tion, respectively
Weff and Leff represent the effective dimension of W and L, respectively
Since the device area (Weff*Leff) decreases with each new technology genera-
tion, it is obvious from Equation 8.2 that the net result of RDD is a signifi-
cant increase in process variability for scaled CMOS technology as shown in 
Figure 8.4. In fact, RDD is a major contributor to mismatch (σVth) in advanced 
MOSFETs [25]. As the device size scales down, the total number of channel 
dopants decreases [1,9], resulting in a larger variation of dopant numbers, 
and significantly impacting Vth as shown in Figure 8.4.
Equation 8.2 is the generalized analytical expressions for σVth in planar 
devices due to RDD that represents σVth equations derived by Stolk et al. 
[23] and Mizuno et al. [24] with appropriate value of the parameter C [9]. For 
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FIGURE 8.4
Estimated threshold voltage variation for a typical 20-nm bulk CMOS technology as a function 
of device channel length for different channel width following ITRS (Data from S.K. Saha, IEEE 
Access, 2, 104–115, 2014.); parameters used in Equation 8.2 are NCH = 6 × 1018 cm−3; SiO2 equivalent 
oxide thickness (EOT) = 1.1 nm; and C = 0.8165.







, =  (8.3)
where Cvt is a process technology dependent constant given by
 C C q N
T
vt si B CH
ox
ox
≅ ⋅( )34 ε φ ε  (8.4)
Equation 8.3 shows that Vth variability due to RDD is inversely proportional 
to the square root of device area. Thus, Equation 8.3 can be used to model 
the impact of RDD-induced Vth variability and the parameter Cvt is the slope 
of σVth,RDD versus 1/ W Leff eff  plots obtained from a large set of measurement 
data on a set of paired devices with varying W and L.
8.2.2.2 Line-Edge Roughness
In CMOS technology, LER results from sub-wavelength lithography and 
etching processes that cause variation in the critical dimension of the 
transistor feature size, as shown in Figure  8.2 [26]. The impact of LER 
includes variation in Vth and higher subthreshold current. LER-induced 
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 (8.5)
Thus, LER increases as VLSI technology scales down. In scaled MOSFET 
devices, LER has become a larger fraction of L and a major source of intrinsic 
statistical variation, causing significant variability in VLSI device and circuit 
performance. The mismatch due to LER and RDD is statistically indepen-
dent and can be modeled independently [1,9,26].
8.2.2.3 Oxide Thickness Variation
In CMOS technologies, OTV, shown in Figure  8.2, is caused by atomic 
level interface roughness between silicon and gate dielectric and remote 
interface roughness between gate material and gate dielectric, hereafter 
referred to as the surface roughness (SR). This SR causes fluctuations of the 
voltage drop across the oxide layer, resulting in Vth variation [1,9,28,29]. In 
nanoscale MOSFETs, OTV is becoming more dominant as Tox approaches 
the length of a few silicon atoms and is comparable to the thickness of 
interface roughness.
In nano-MOSFET devices, OTV causes significant device parameter vari-
ability. In polysilicon gate MOSFETs, OTV introduces a gate current (Ig) 
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variation. This Ig variation induces a voltage drop in the polysilicon gate 
and significantly changes Vth. In addition, the device transconductance gm 
changes significantly because of the reduction in the gate voltage Vgs due to 
the voltage drop in the polysilicon gate. In high-k gate dielectric and metal 
gate devices, OTV introduces significant mobility degradation [1,9].
8.2.2.4 Other Sources Process Variability
Other sources of process variability include variation associated with poly-
silicon as well as metal gates granularity [30,31]; variation in fixed charge 
[32] and defects and traps in gate dielectric [33]; variation associated with 
patterning proximity effects such as optical proximity correction [34]; 
variation associated with polish such as shallow trench isolation [35] and 
gate [36]; variation associated with the strain such as in wafer-level biaxial 
strain [37], high-stress capping layers [38], and embedded silicon germa-
nium (SiGe) [39]; and variation associated with implants and anneals due to 
implant tools, the implant profile, and millisecond annealing [40,41].
Thus, from the above discussions, it is clear that the advanced CMOS 
process technologies introduce within-die random performance variabil-
ity, which causes severe variability in the performance of advanced VLSI 
circuits and systems. Therefore, it is critical to accurately model process 
variability when predicting the performance of advanced VLSI circuits and 
systems.
8.3 Characterization of Parametric Variability in MOSFETs
The random parametric variation such as threshold voltage variation (σVth) 
is a key factor in determining the yield of memory elements such as SRAM 
and register file cells. Equation 8.3 can be used to characterize random Vth 
variation in devices.
8.3.1 Random Variability
In Figure 8.1, the random variability of a parameter is defined as the varia-
tion around its mean value. Therefore, random variability can be character-
ized by monitoring the differences in the value of a parameter of two closely 
spaced identical transistors, that is, paired transistor. Thus, the random Vth 
variation of identical transistor pairs can be determined by measuring the 
difference in Vth (i.e., ΔVth) between a number of sets of closely spaced paired 
transistors (e.g., all the transistor pairs on a wafer) and computing the stan-
dard deviation of the difference ΔVth (i.e., σΔVth). Thus
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 σ σ σ σ σrandom pair th th th thV V V V- ( )= − = ( ) ≡ ( )1 2 ∆  (8.6)
In order to determine the local Vth variability (also referred to as the mismatch) 
in devices, Vth shifts (ΔVth) between the closely spaced identical paired tran-
sistors are measured for a large number of pairs. Any standard procedure 
can be used to extract Vth for individual devices. Typically, the Vth extraction 
procedure is used on a set of device geometries (L, W) for both n-channel 
and p-channel MOSFETs. Then, σΔVth is plotted as a function of 1/ W Leff eff  as 
shown in Figure 8.5, which is known as Pelgrom plot [42]. Pelgrom plot pres-
ents the Vth variability (σΔVth) extracted for various (L, W) gate dimensions.
The slope Avt of Pelgrom plot as shown in Figure 8.5 is called the mismatch 
coefficient and describes the mismatch between closely spaced identical tran-
sistor pairs [42,43]. Thus, we can write
 A V W Lvt th eff eff= ( ) ⋅ ⋅σ ∆  (8.7)
In order to determine the local Vth variation of an individual transistor in the 
pair, we consider
 σ σ σ ρ σ σ∆V V V V Vth th th th th
2 2 2
1 2 1 22= + − ⋅ ⋅ ⋅  (8.8)
where:
Vth1 and Vth2 are the threshold voltages of the transistors 1 and 2 in the pair
























Plot of σ(ΔVth) versus W Leff eff( )−1 of identically designed paired transistors; Avt is the slope of 
the plot.
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Note that the fluctuations on one transistor of the pair cannot induce fluctua-
tions on the second one (i.e., σVth1 and σVth2 are independent); thus, ρ = 0. 
In addition, σVth1 = σVth2 ≡ σVth (i.e., Vth1 – Vth2 = Vth2 – Vth1). Therefore, defin-
ing σVth1 = σVth2 ≡ σVth from Equation 8.8, we can show that




Equation 8.9 describes σVth of individual transistors of the closely spaced 
pair. Equation 8.9 can be experimentally verified by comparing the local Vth 
variability obtained either in paired transistors (which give a value of σ(ΔVth)) 
or in dense transistor arrays (which give a value of (σVth)) [44]. Note that the 
Avt factor is defined historically from σ(ΔVth). Therefore, in order to develop 
compact variability model to simulate mismatch between identical devices, 











Comparing Equations 8.3 and 8.10 we get, C Avt vt= / 2 ; Thus, we can esti-
mate the mismatch coefficient Avt for any technology from Equation 8.4 
using the technology parameters Tox and NCH. However, Avt is extracted 
from the measured data from a set of closely spaced identical paired 
transistors.
The same procedure is used to determine the mismatch σP of any param-












As shown in Figure 8.1, the systematic or global variability is the shift of the 
mean value of a parameter. Therefore, global variability is obtained simply 
by calculating the standard deviation (σ) of any parameter P causing sys-
tematic variability. Thus, the systematic variability of Vth is characterized by 
calculating σVth of the total Vth population, that is, Vth data from the target 
MOSFET test structures distributed across the wafer. The total Vth popula-
tion could include devices from several wafers of a lot or from several lots 
collected over a period of time. The same procedure is used to determine 
the systematic variation σP of any parameter causing global device perfor-
mance variability.
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8.4 Conventional Process Variability Modeling for Circuit CAD
In order to account for process variability in circuit performance, typically 
corner models are used to set the lower and upper limits of process variation. 
These models are implemented in the process design kit to support process 
variability-aware VLSI circuit design.
8.4.1 Worst-Case Fixed Corner Models
In conventional circuit design technique, process variability is modeled by 
four worst-case corners: two for analog applications and two for digital [1,9]. 
The corners for analog applications are generated from slow NMOS (p-type 
body with n+ source-drain) and slow PMOS (n-type body with p+ source-
drain; SS) to model the worst-case speed and from fast NMOS and fast PMOS 
(FF) to model the worst-case power. The corners for digital applications are 
generated from fast NMOS and slow PMOS (FS) to model the worst-case 
“1” and from slow NMOS and fast PMOS (SF) to model the worst-case “0”. 
A standard set of model parameters (e.g., Vth) is used to account for process 
variability and model worst-case corner performance of the devices and cir-
cuits for the target CMOS technology [1,9].
In this modeling approach, the standard deviation (σ) limits are preset pes-
simistically to include any potential process variability over a wide range. 
The worst-case corner models are generated by offsetting the selected com-
pact-model parameter, P, of the typical (TT) compact model by ± =dP nσ  to 
account for the window of process variability, where n is the number of σ 
for P. Typically, 3 ≤	n ≤	6 is selected to set the fixed lower limit (LL) and upper 
limit (UL) of the worst-case models; and TT is the typical compact model 
extracted from the golden die of golden wafer, representing the centerline pro-
cess technology [9]. For example, the TT model parameter VTH0 of BSIM4 [45] 
corner models is defined as VTH = VTH0 ± dvth, where dvth is used to set the 
target LL and UL of the worst-case models.
To obtain the worst-case corner of drain current Ids, let us consider the basic 
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µ ; 0  (8.12)
where:
µeff, Cox , and Vds are the inversion carrier mobility, gate oxide capacitance, 
and drain-to-source voltage, respectively
(Vgs − Vth) ≡ Vdsat
the remaining parameters have their usual meanings as defined in 
Chapters 4 and 5
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Then, the UL is set by taking the appropriate maximum or minimum off-
set of model parameters to maximize the value of Ids. Thus, the UL of ION, 
defined at Vds = Vdsat for nMOSFETs is given by:
 IONN UL
W dW

























In Equation 8.13, W is increased by dW, L is reduced by dL, Tox is reduced 
by dTox, and Vth is reduced by dVth to achieve the UL of ION specification. 
Similarly, the LL for ION is set by
 IONN LL
W dW

























The FF corner is obtained using the UL values of the selected model 
parameters for both NMOS and PMOS devices whereas SS corner is 
obtained considering the LL values of the selected model parameters for 
both NMOS and PMOS devices. The SF corner is derived using LL values 
of NMOS and UL values of PMOS model parameters. Similarly, The FS 
corner is derived using UL values of NMOS and LL values of PMOS model 
parameters.
Figure  8.6 shows ION plots for both nMOSFET and pMOSFET devices 
obtained by fixed corner models along with the distribution of electrical test 
(ET) data. It is observed from Figure 8.6 that the simulation results obtained 

























Distribution of measurement and simulation data generated using fixed corner models: NMOS 
ON current (IONN) versus PMOS ON current (IONP). (FF: fast NMOS and fast PMOS; FS: fast 
NMOS and slow PMOS; SF: slow NMOS and fast PMOS; SS: slow NMOS and slow PMOS). 
(Data from S.K. Saha, IEEE Access, 2, 104–115, 2014.)
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design, causing yield loss. The major problems with the worst-case corner 
models are that in most cases the existing correlations between the device 
parameters are ignored and the models include pessimistic corner values. 
As a result, the models generate a large spread of data during analog circuit 
simulation.
The worst-case corner models offer designers capability to simulate the 
pass/fail results of a typical design and are usually pessimistic.
8.4.2 Statistical Corner Models
During IC chip manufacturing, a large set of ET data on critical device and 
process parameters are collected for process monitoring. Therefore, unlike 
fixed corner models, statistical corner models can be generated using ET 
data from different die, wafers, and wafer lots collected over a certain 
period of time to represent realistic process variability of a target technol-
ogy [14–21].
In one approach, ET data are collected from a large number of sites of 
the target technology. And, for each site of ET data a compact model file is 
generated. Thus, a large number of compact model files, referred to as the 
performance-aware model (PAM) cards, are generated for the target technology 
[17,18]. In this approach about 1000 PAM cards or model files are generated 
for realistic statistical analysis of circuit performance.
In another approach, ET data are used to determine the depth of the location 
of device parameters in the distribution to generate corner models, referred 
to as the location depth corner modeling (LDCM) [19]. In LDCM, the wafers cor-
responding to the extreme data points in the distribution are used to extract 
separate compact models. Thus, using LDCM, the number of model cards is 
reduced significantly (<20) in contrast to PAM. An enhanced LDCM is used 
with proper guard banding to ensure design validation against future pro-
cess shift from the baseline specifications [19].
8.4.3 Process Parameters–Based Compact Variability Modeling
The statistical modeling approach, referred to as the backward propagation 
of variance (BPV) [20], formulates statistical models as a set of independent, 
normally distributed process parameters. These parameters control the 
variations seen in the device electrical performances through the behavior 
described in the TT compact models. With recent extensions [21], BPV is 
used to characterize physical process–related compact model parameters. 
For an accurate analysis of process variability–induced circuit performance 
variability using BPV, the TT model file must be physical, the sensitivity 
matrix must be well-conditioned, and the variances of parameters must be 
physically consistent.
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8.5 Statistical Compact Modeling
In the conventional variability modeling approaches, a standard set of model 
parameters are used for fixed corner modeling or a large number of model 
files are generated from ET data. The fixed corner models are inadequate, 
whereas, ET data–based modeling is resource-intensive. Therefore, an ana-
lytical technique to obtain the process-sensitive compact model parameters 
of any industry standard compact model to generate compact variabil-
ity model library for circuit analysis is crucial for variability-aware circuit 
design as described in the following section.
A generalized approach for process variability modeling is shown in 
Figure 8.7. The method includes selection of target compact model, consider-
ation of basic Ids expression, derivation of a generalized expression of Ids vari-
ance, selection of device parameters causing process-induced Ids variation, 
Select target compact model
(e.g., BSIMx, PSP, HiSIM)
Consider simplified (I−V ) model
Derive current variance equation
Identify  (I−V )/(C−V ) variability-sensitive
major device parameters
Map each variability-sensitive device parameter
to
corresponding compact model parameter
Compute variance for
each variation-sensitive compact model parameters
Build statistical model library for
variability-aware VLSI circuit design
FIGURE 8.7
Generalized modeling approach for process variability-aware VLSI circuit design; here, BSIMx, 
PSP, and HiSIM represent industry standard MOSFET compact models; where x = 3, 4, and 6. 
(Data from S.K. Saha, IEEE Access, 2, 104–115, 2014.)
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mapping process-sensitive device parameters to corresponding compact 
model parameters, determination of variances for mismatch modeling and 
global variability modeling, and finally, building compact variability model.
The modeling methodology outlined in Figure 8.7 is described in the fol-
lowing section.
8.5.1  Determination of Process Variability-Sensitive 
MOSFET Device Parameters
It is clear from our discussions in Section 8.2 that process variability causes 
variability in MOSFET device performance, which in turn causes variabil-
ity in VLSI circuit performance. Since, the MOSFET device performance is 
determined by Ids, in order to determine the impact of process variability on 
circuit performance, we determine the process variability-sensitive device 
parameters causing Ids variability. For the selection of major process vari-
ability-sensitive device parameters, we consider the basic Ids model in the 
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where the parameters have their usual meanings as defined in Chapter 4. 
From Equation 8.15, we can determine the major device parameters most 
sensitive to process variability in each region of MOSFET device operation.
8.5.1.1 Selection of Local Process Variability-Sensitive Device Parameters
The local process variability or mismatch between identically designed 
transistors is caused by microscopic process that makes every transistor 
different from its neighbors [1,9–13]. As a result, a device parameter P can be 
considered as consisting of a fixed component P0 and a randomly varying 
component p resulting in different values of P for closely spaced identical 
paired transistors. Then the difference ∆P between two identical transistors 
within a die is a randomly varying parameter and is defined as the “mis-
match” in P between two identical paired transistors. For a large number of 
samples, ∆P converges to a Gaussian distribution with zero mean. Then the 
mismatch in relative drain current, ∆Ids/Ids, between paired transistors due 
to P is given by [47]:
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ρ ∆ ∆,  (8.16)
where l is the total count of ∆P contributing to Ids mismatch; ∆Pi is the ith 
count of ∆P with standard deviation σ∆Pi ; and ρ ∆ ∆P Pi i, +( )1  is the correlation 
between ∆Pi and ∆Pi+1. Since ∆Pi is random and independent, the correlation 
ρ ∆ ∆P Pi i, +( ) =1 0 as discussed in Section 8.3.1. In order to model Ids mismatch 
between paired transistors, we determine the major local process variability-
sensitive device parameters P.
From Equation 8.15, we find that for all regions of MOSFET device 
operation, the value of Ids depends on a common set of parameters 
V W L C V Vth ox eff gs ds, , , , , , .µ{ }  We know Cox = f(Tox); then considering only para-
metric variation in Equation 8.16, ∆P represents any of the mismatch parame-
ters of the set ∆ ∆ ∆ ∆ ∆V W L Tth ox eff, , , , µ{ }. It is to be noted that the parameter set 
∆ ∆ ∆ ∆W L Tox eff, , , µ{ } describes the mismatch in current gain, β µ=  ( / )W L Cox eff , 
defined in Equation 4.74.
Again, Vth can be expressed as V f V Vth th s bs= ( )0 , , ,γ φ , where Vbs is the applied 
body bias and Vth0 = Vth at Vbs = 0 whereas γ and fs are the body effect coef-
ficient and channel surface potential, respectively. Here, ∆Vth0 describes the 
mismatch ∆I Vds bs( )= 0  due to RDD of the channel doping concentration NCH 
of MOSFETs whereas, ∆γ  describes the mismatch in ∆Ids(Vbs) due to the vari-
ation in NCH in the depletion region under the gate. We know that γ = f NCH( ) 
(Equation 4.11) and with the change in the value of Vbs, the depth of the deple-
tion layer under the gate changes due to nonuniform channel doping profile 
[1,9,48–51]. As a result, the amount of bulk charge qNCH changes with the 
change in Vbs as shown in Figure 8.8 for the graded retrograde channel dop-
ing profile [49]. Thus, RDD of the vertical channel doping profile under the 
gate contributes to the mismatch in Ids(Vbs). Hence, Ids(Vbs) mismatch between 
the identical paired transistors due to variation in the vertical channel dop-
ing concentration must be modeled by γ.
Thus, the set of major local process variability-sensitive device parameters 
contributing to the mismatch between identically designed paired transis-
tors within a die is V W L Tth ox eff0 , , , , ,µ γ{ } as shown in Table  8.1. Here, ∆Vth0 
describes the variation in ∆Ids due to RDD; ∆W and ∆L describe ∆Ids due to 
LER and LWR; ∆Tox defines ∆Ids due to OTV; ∆µeff  defines ∆Ids due to mobility 
variation caused by SR scattering; and γ models ΔIds(Vbs) due to RDD in the 
vertical channel doping profile. Therefore, we have used the basic I–V rela-
tion to determine the major process variability-sensitive device parameters 
for modeling mismatch in VLSI circuit performance.
8.5.1.2 Selection of Global Process Variability-Sensitive Device Parameters
The global process variability is caused by nonuniform processing tempera-
ture as well as by the variation of implant doses across wafers and relative 
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location of devices [7,8]. The global variation shifts the average or mean 
value of device performance. As a result, a device parameter within a chip 
varies for two identically designed devices. For a large count of P from a 
large number of on-chip measurement data, P converges to a Gaussian dis-
tribution with mean value P0 and standard deviation σ = ∆P. Then the chip 
mean variation in Ids due to global process variability-sensitive parameter P 








































A piecewise graded-retrograde MOSFET channel doping profile from the silicon/SiO2 inter-
face at depth x = 0 into the substrate; here Xd1, Xd2, and Xd3 are the depletion width due to the 
applied body bias Vbs1, Vbs2, and Vbs3, respectively, causing Vth(Vbs) variability due to RDD along 
the depth of the channel. (Data from S.K. Saha, IEEE Access, 2, 104–115, 2014.)
TABLE 8.1
Process Variability-Sensitive Local Device Parameters Mapped to the 
Corresponding BSIM4 Compact Model Parameters
Device Parameter Compact Model Parameter
Symbol Definition Symbol Definition
Vth0 Threshold voltage VTH0 Vth at Vbs = 0
W Channel width XW W offset due to masking 
and lithography
L Channel length XL L offset due to masking 
and lithography
Tox Gate oxide thickness TOXE/TOXM Equivalent Tox
µeff Inversion carrier mobility U0 Low field mobility
γ Body bias coefficient K1 1st order body bias 
coefficient
Source: S.K. Saha, IEEE Access, 2, 104–115, 2014.
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where l is the total number of occurrence (total count of data) of the device 
parameter P contributing to global Ids variation; Pi is the ith count of P with 
standard deviation σPi  from its mean value P0; and ρ P Pi i, +( )1  is the cor-
relation between the occurrence Pi and Pi+1. In order to model the varia-
tion of Ids  around its mean value, we determine the major global process 
 variability-sensitive parameters P.
Again, from Equation 8.15, the chip mean variation in Ids due to global pro-
cess variability can be described by the parameter set V W L Cth ox eff0 , , , , , .µ γ{ }  
In addition, the Ids variability due to the variation in the S/D dopant implan-
tation dose and processing temperature across wafers are described by the 
variation in the S/D series resistance RDS of MOSFET devices. Furthermore, 
the gate delay, τpd loadC∝ , where Cload is the load capacitance of the inverter 
circuit. Therefore, for an accurate simulation of digital circuits, the across-
the-chip variation in MOSFET gate capacitance (Cg) along with the S/D junc-
tion capacitance (CJ) must be modeled. Now, the variability in the mean value 
of Cg is described by the gate overlap capacitance (Cov) whereas that in CJ is 
described by S/D area as well as S/D sidewall and isolation-edge sidewall 
capacitances. Thus, the variation in the AC and transient performance of VLSI 
digital circuits are also described by an additional parameter set C Cov J,{ } . 
Therefore, the set of major MOSFET device parameters sensitive to global 
process variability can be represented by V W L T R C Cth ox eff DS ov j0 , , , , , , , ,µ γ{ } as 
shown in Table 8.2.
8.5.2  Mapping Process Variability-Sensitive Device Parameters 
to Compact Model Parameters
In order to develop compact MOSFET model to analyze the impact of pro-
cess variability in advanced VLSI circuits, the process variability-sensitive 
device parameters { }P  selected in Section 8.5.1 are mapped to the corre-
sponding compact model parameter { }M  of the selected compact model. In 
this study, we select BSIM4 [45] compact model to describe the  methodology 
of generating compact MOSFET variability model library for VLSI circuit 
CAD.
8.5.2.1  Mapping Local Process Variability-Sensitive Device 
Parameters to Compact Model Parameters
In Section 8.5.1.1, we have described an analytical approach to select 
the  randomly variable set of device parameters, { , , , , , }V W L Tth ox eff0 µ γ , caus-
ing mismatch between identically designed paired transistors. The cor-
responding set of BSIM4 MOS model parameters, shown in Table  8.1, is 
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V XW XL T U KTH ox0 0 1, , , , , ;{ }  where, XW and XL are the channel width and 
length offset parameters due to masking and photolithography, respectively, 
and account for the mismatch due to LER and LWR, whereas U0 and K1 
account for the variation in µeff and NCH under Vbs, respectively. In order 
to build the compact model, the variance σ∆Mmismatch is computed for each 
M from a large set of data to account for the mismatch in identical paired 
transistors.
8.5.2.2  Mapping Global Process Variability-Sensitive Device 
Parameters to Compact Model Parameters
In Section 8.5.1.2, we have shown an analytical approach to determine the 
critical set of device parameters, V W L T R C Cth ox eff DS ov j0, , , , , , , ,µ γ{ }, impacting 
MOSFET device performance due to global process variability. The correspond-
ing set of BSIM4 compact model parameters is {VTH0, XW, XL, TOX, U0, K1, 
RDSW, CGSO, CGDO, CGSL, CGDL, CJS, CJD, CJSWS, CJSWD, CJSWGS, 
CJSWGD}, where the parameter set {CGSO, CGDO, CGSL, CGDL} defines 
Cov; {CJS, CJD} defines S/D junction area capacitances and {CJSWS, CJSWD, 
CJSWGS, CJSWGD} defines S/D pn-junction sidewall capacitances as shown in 
Table 8.2. For each M, the variance σMglobal is obtained from a large set of ET data 
and added to M0 to analyze the impact of chip mean variation in VLSI circuits.
TABLE 8.2
Process Variability-Sensitive Global Device Parameters Mapped to the 
Corresponding Compact Model Parameters
Device Parameter Compact Model Parameter
Symbol Definition Symbol Definition
Vth Threshold voltage VTH0 Vth at Vbs = 0
W Channel width XW W offset due to masking and 
lithography
L Channel length XL L offset due to masking and 
lithography
Tox Gate oxide thickness TOXE/TOXM Equivalent Tox
µeff Inversion carrier mobility U0 Low field mobility
γ Body bias coefficient K1 1st order body bias 
coefficient
RDS SDE resistance RDSW Zero bias RDS
Cov Gate overlap capacitance CGSL/CGDL SDE Cov
CGSO/CGDO Non-SDE region Cov
CJ S/D junction capacitance CJS/CJD Area component of CJ
CJSWS/CJSWD Isolation-edge sidewall CJ
CJSWGS/CJSWGD Gate-edge sidewall CJ
Source: S.K. Saha, IEEE Access, 2, 104–115, 2014.
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8.5.3  Determination of Variance for Process Variability-Sensitive 
Compact Model Parameters
The variance σM of the compact model parameter M due to process vari-
ability is included to the mean (TT) value M0 to model the impact of process 
variability on VLSI circuit performance.
8.5.3.1  Variance of Local Process Variability-Sensitive Compact 
Model Parameters
For a large number of samples ∆Mmismatch between paired transistors is 
described by standard normal distribution, N Mmismatch0,σ∆( ), where the vari-
ance σ∆Mmismatch is given by: σ∆Mmismatch pair MA WL≅ /  as described in Section 
8.3.1 [43,44], where the parameter AM is a technology-dependent constant 
of ∆M and is extracted from ∆Mi versus 1/ WL( ) plot for a large number 
(i = 1, 2, 3, … l) of sample ET data [1,43,44]. Thus, for the compact model 









Avt is the area dependent constant of ΔVTH0
Typically, each mismatch parameter ΔVTH0, ΔXW, ΔXL, ΔTox, ΔU0, and ΔK1 
can be represented by an expression similar to Equation 8.16. Again, since 
∆Mi is random and independent, the correlation ρ ∆ ∆M Mi i, +( ) =1 0 [43]. 
Then, for a single device we get










In Equation 8.19, σMmismatch represents the variance of ∆M due to within-die 
stochastic process variability. Thus, the variance of ∆VTH0 is given by









, = =∆  (8.20)
For statistical compact modeling, σMmismatch for each variability-sensitive 
parameter is added to the corresponding M0 to compute mismatch between 
paired transistors. Typically, for each M, AM is extracted from Pelgrom’s 
plot from a large set of measurement data. For next generation technology 
development, a large set of data can be obtained by numerical process and 
device CAD to compute σMmismatch for each variability-sensitive compact 
model parameters [51–55].
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8.5.3.2  Variance of the Global Process Variability- Sensitive 
Compact Model Parameters
For Monte Carlo (MC) statistical modeling, Mglobal is described by normal dis-
tribution N M Mglobal0 ,σ( ), around its mean (TT) value M0. The global vari-
ance σMglobal  is obtained from the statistical distribution of ET data for each 
M measured from multiple die, wafers, and lots over a period of time [1,9]. 
However, for the next-generation technology, the ET data are scarcely avail-
able for statistical analysis. In this case, the numerical simulation data can 
be used for the computation of σMglobal and generate rev0 compact model for 
circuit analysis of the target technology [51–55]. Typically, n Mglobalσ  is used to 
model global process variability with 3 ≤ n ≤ 6.
8.5.4  Formulation of Compact Model for Process 
Variability-Aware Circuit Design
As described in Section 8.4.1, the TT model for circuit CAD consists of a set of 
parameters {M0} that models the device and circuit performance of centerline 
process of the target technology node. The set M0{ } represents the nomi-
nal device specifications of the target technology. The local and global com-
ponents of the variability-sensitive compact model parameter are included 
in the nominal set M0{ } to generate compact variability model library for 
circuit CAD. The final model library includes the nominal parameters with 
the components of process variability. Thus, a process variability-sensitive 
model parameter M including both local and global process variability com-
ponents is given by
 M M M n Mmismatch global= + +0 σ σ  (8.21)
Equation 8.21 is used to build the compact model of the target technology 
for process variability-aware circuit analysis. Thus, for the compact model 
parameter VTH, Equation 8.21 yields
 V V V n VTH TH TH mismatch TH global= + +0 0 0σ σ, ,  (8.22)
Equation 8.22 is used to build statistical corner model for realistic analysis 
of process variability in scaled MOSFETs. Table 8.3 shows FF and SS corner 
limit of a set of process variability-sensitive model parameters obtained by 
analytical approach discussed in Section 8.5.2.2.
For MC statistical compact modeling, the probability distribution function 
(PDF) of the mismatch component of M for HSPICE (see Section 1.2.2.1) [56] 
circuit CAD is obtained using 1-σ variation between paired transistors
 PDF M M agaussmismatch mismatchσ σ( ) = ( ) ( , , )0 1 1  (8.23)
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Similarly, the PDF for the global component of M is expressed as
 PDF agaussglobal globalσ σ( ) = ( ) ( , , )0 1 3  (8.24)
Equations 8.22 through 8.24 are used to formulate the variability-sensitive 
compact model parameters to develop the final model library for HSPICE 
circuit CAD. Table 8.4 shows the formulation of variability-sensitive BSIM4 
model parameters determined in Section 8.5.2 in the model library. Thus, for 




agauss V agaussTH TH TH= + +0 0
1
2
0 1 1 0 1 3( , , ) ( , , )σ  (8.25)
The above procedure is used to build a BSIM4 MOSFET compact model library 
for the advanced CMOS technology [5–7]. In order to show the basic function-
ality of the present modeling approach, all mismatches are lumped into Vth 
mismatch and the correlation between global model parameters is ignored.
TABLE 8.3
Typical Parameter Limits for Worst-Case BSIM4 
Fixed Corner Model Generation



















Source: S.K. Saha, IEEE Access, 2, 104–115, 2014. 
FF: fast NMOS and fast PMOS; SS: slow NMOS and slow 
PMOS.
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8.5.5 Simulation Results and Discussions
The model library developed in Section 8.5.4 is used for MC statistical analy-
sis of advanced MOSFET devices [5–7]. Since RDD is the dominant contribu-
tor in mismatch, Figure 8.9 is obtained using only RDD in mismatch model. 
Figure 8.9 shows the distribution of IONN and IONP obtained by HSPICE 
circuit simulation. Here, ION is defined as |Vgs| = |Vds| = 1 V. The IONN ver-
sus IONP distribution in Figure 8.9 clearly shows the impact of local process 
variability or mismatch, global process variability or chip mean variation, 
and the local and global process variability combined. In Figure 8.9, the sim-
ulation data from statistical corner values of IONN and IONP are also super-
imposed on the plot for reference. In Figure 8.9, FF and SS corners enclose 
the MC distribution of ON currents. Thus, in contrast to fixed pessimistic 
corners, shown in Figure 8.6, the statistical corners offer realistic analysis of 
process variability similar to MC analysis as shown in Figure 8.9.
Figure 8.9 shows that global variability is dominated mainly by local fluc-
tuations, as observed for advanced bulk technologies [57]. It would indicate 
that global variability is dominated by local random fluctuations or that most 
of the systematic process variations are present already within the distance 




























MC simulation data obtained by HSPICE circuit CAD for an advanced CMOS technology; simu-
lation data show the distribution of ON currents for pMOSFETs (IONP) and nMOSFETs (IONN) 
for local only, global only, and both local and global process variability. The simulated statisti-
cal corners (SS, FF, SF, and FS) along with the nominal (TT) values of drain currents are also 
superimposed on the plot using solid rectangular symbols. (Data from S.K. Saha, IEEE Access, 
2, 104–115, 2014.)
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8.6  Mitigation of the Risk of Process Variability 
in VLSI Circuit Performance
Techniques to mitigate the risk of process variability include (1) pure pro-
cess optimization such as targeting key transistor properties to reduce 
RDD, improve patterning techniques to reduce LER, and improve polish-
ing techniques to reduce systematic cross-wafer variation; (2) combina-
tion of process and design techniques such as optimization of topology, 
use of OPC to reduce random and systematic variations, and adding 
dummy   features to reduce systematic variations; and (3) pure design 
techniques such as common-centroid layout to compensate for systematic 
variation.
As we discussed in Section 8.2.2.1, RDD is a major contributor to ran-
dom variation and is modeled by Equation 8.2. From Equation 8.2, it is 
found that we can reduce the impact of RDD by reducing channel dop-
ing, N, and gate oxide thickness, Tox. In advanced CMOS technologies, Tox 
is scaled appropriately using Hi-K dielectric with metal gate to mitigate 
the risk of process variability due to OTV. However, due to the scaling 
constraint of NCH, RDD cannot be controlled in nanoscale planar CMOS 
technology.
Recently, advanced channel engineering has been used to design 
nanoscale MOSFET devices with undoped or lightly doped channel to 
mitigate the risk of RDD [48]. The channel is formed on undoped epi-
taxial layer grown on silicon substrate followed by standard CMOS pro-
cessing steps [58]. Also, it has been shown that the double-halo MOSFET 
device architecture [5–8] controls the Vth variation in nanoscale devices. 
Recently, an enhanced double-halo MOSFET [7] device architecture is 
proposed to design undoped or lightly doped channel MOSFETs and 
mitigate the risk of process variability in planar CMOS technology [59]. 
This enhanced double-halo structure is referred to as the buried-halo 
MOSFET (BH-MOSFET), which is shown in Figure  8.10. The simulation 
results shown in Figure  8.11 show a significant reduction of threshold 
voltage variation due to RDD in nanoscale BH-MOSFETs compared to the 
conventional MOSFET devices.
In order to further mitigate the risk of process variability in nonplanar 
devices and technologies including Fin field-effect transistors (FinFETs) and 
ultrathin body (UTB) silicon-on-insulator field-effect transistors referred to 
as the UTB-SOI MOSFETs [60] have emerged as the most promising alterna-
tives to MOSFET devices and CMOS technology. An overview of the com-
pact models for these devices is presented in Chapter 9.






















A variability-tolerant buried-halo MOSFET (BH-MOSFET) device structure; multiple halo 























W = 20 nm (Std-MOS)
W = 200 nm (Std-MOS)
W = 20 nm (BH-MOS)
W = 200 nm (BH-MOS)
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FIGURE 8.11
Comparison of the simulated threshold voltage variation of the conventional (Std-MOS) and 
BH-MOSFET (BH-MOS) for a typical 20-nm bulk CMOS technology as a function of device 
channel length for channel width 20 and 200 nm following ITRS (Data from International 
Technology  Roadmap for Semiconductors. http://www.itrs.net/) and using Equation 8.2; 
parameters used are NCH = 6 × 1018 cm−3; SiO2 equivalent oxide thickness (EOT) = 1.1 nm; 
and C = 0.8165.
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8.7 Summary
This chapter presented the intrinsic process variability in CMOS technology 
and different approaches to model process variability in VLSI circuit CAD. 
A brief overview of the systematic and stochastic front-end process variability 
and sources of process variability is described. A methodology to character-
ize the random process variability that causes mismatch in the performance 
of identical MOSFETs in a die is discussed. Conventional approaches to gen-
erate compact MOSFET variability models are overviewed and a detailed sta-
tistical MOSFET compact modeling approach is discussed. The basic steps to 
generate statistical compact MOSFET models including selection of expres-
sions defining device performance, selection of device parameters sensitive 
to process variability, mapping process-variability sensitive device param-
eters to corresponding compact model parameters, and model formulation 
are described. The results obtained by MC statistical model and statistical 
corner model are presented. The basic statistical modeling methodology can 
be used to generate statistical compact MOSFET models using any compact 
models considering the basic equations for device performance. Finally, dif-
ferent approaches to mitigate the risk of process variability in VLSI circuits 
are briefly discussed.
Exercises
8.1 Write an expression for variance σ ββ∆2 2( ) for mismatch in current 
factor β (a) in terms of the variance of its mutually independent com-
ponents described in Section 8.5.1.1 and (b) in terms of the mismatch 
coefficient of each component.
8.2 Consider an nMOSFET device with channel length L = 100 nm, chan-
nel width W = 200 nm, channel doping concentration Na = 5 × 1017 cm−3, 
Tox = 1 nm, and S/D junction depth Xj = 50 nm of the 100 nm CMOS 
technology node; use C = 0.8165 to solve the following problems:
 a. Scale down the above technology by 70% up to five times and 
calculate the total number of dopants (Ntotal) in the channel for all 
the technology nodes and plot Ntotal versus L. (Scaling: multiply 
all geometry parameters by 0.7 and divide doping by 0.7.)
 b. Considering the device with W  =  200 nm, calculate and plot 
σVth,RDD as a function of L calculated in part (a); assume L = Leff 
and W = Weff.
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 c. Repeat part (b) for W = 30 nm to calculate and plot σVth,RDD as a 
function of L on the same graph (b).
 d. Compare your results in parts (b) and (c) and explain.
 e. Repeat parts (b) and (c) for C = 0.7071; explain the difference, if any.
8.3 Use the given technology parameters in exercise 8.2 to solve the fol-
lowing problems (consider only RDD):
 a. Estimate mismatch coefficient Avt for the nMOSFET devices of 
the technology using C = 0.8165.
 b. Use the estimated Avt number from part (a) to calculate σ(ΔVth) 
for a set of devices with varying W and L and plot σ(ΔVth) versus 
1/ W L⋅ . Explain your plot.
 c. Repeat part (a) to calculate σVth for a set of devices with varying 
W and L and plot σVth versus 1/ W L⋅ . Explain your results.
 d. Compare results from part (b) and part (c) and explain the sig-
nificance of each plot in compact MOSFET modeling.
 First of all, select a wide W (~2 μm) and keeping W constant vary L 
from the nominal geometry to a long (~250 nm) device and calculate 
the area W.L; then select a long L (=200 nm) and keeping L constant 
vary W from the nominal geometry to a wide device (~1 μm) and 
calculate W.L.
8.4 If the distance between the identical paired transistors in the x direc-
tion is Dx, write an expression for the variance σ∆P
2  of the stochastic 
parameter P showing the correction factor due to separation between 
the transistors of the pair.




Compact Models for Ultrathin Body FETs
9.1 Introduction
This chapter presents compact models for the emerging ultrathin-body 
(UTB) field-effect-transistors (FETs). The UTB FETs include multiple-gate or 
multigate FinFETs and silicon-on-insulator (SOI) multigate UTB-FETs (UTB-
SOI FETs) [1,2]. FinFETs and UTB-SOI FETs have emerged as the real alter-
natives to MOSFETs (metal-oxide-semiconductor field-effect transistors) and 
planar CMOS (complementary metal-oxide-semiconductor) technology to 
surmount the continuous scaling challenges of MOSFET devices. The con-
tinuous miniaturization of the conventional planar MOSFET devices has 
become more challenging at the same rate of Moore’s law [3–6] due to sev-
eral fundamental device-physics constraints such as short channel effects 
(SCEs). Shrinking the gate length, L, in the decananometer regime degrades 
the transfer characteristics of planar MOSFETs, degrades the subthreshold 
swing (S), and decreases Vth (e.g., Vth roll-off) [3] as discussed in Chapter 5. This 
implies that the scaled MOSFETs cannot be turned off easily by lowering the 
gate voltage Vg due to SCEs [7]. Because of SCEs, the device characteris-
tics become increasingly sensitive to L variations and process-induced vari-
ability imposes a serious challenge in continued scaling of bulk MOSFETs as 
discussed in Chapter 8 [8,9]. The early theoretical and modeling approaches on 
SCEs [10–12] suggest increasing the gate control by reducing the gate dielec-
tric thickness in proportion to L, which increases manufacturing process com-
plexity. Another constraint for the continuous scaling of conventional bulk 
MOSFETs is controlling leakage current in scaled devices [12]. It is observed 
that at gate length below 20 nm, the leakage paths several nanometers below 
the silicon-dielectric interface (subsurface leakage paths) are primarily respon-
sible for the leakage current. These leakage paths are weakly controlled by 
the gate irrespective of gate oxide thickness and their potential barriers can be 
easily lowered by drain bias Vd through the enhanced electric field coupling 
to the drain, referred to as the drain-induced barrier lowering [12]. This new 
challenge to scaling L led to engineering efforts on channel-profile engineering, 
shallow source-drain extensions (SDE), and halo implants around SDEs as dis-
cussed in Chapter 5 [13–19].
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In order to overcome the increasing challenges in continuous scaling of the 
conventional planar MOSFETs, the major research and development efforts 
for the last two decades have been exploring alternative device architectures 
and materials [20–28]. Among the exploratory devices, FinFETs [29–36] and 
UTB-SOI MOSFETs [37–40] have emerged as the most promising devices for 
advanced nanometer scale VLSI (very-large-scale-integrated) technology 
and beyond. The multiple-gates of multigate FETs offer strong electrostatic 
control over the channel and reduce the coupling between the source and 
drain in the subthreshold region, thus enabling continuous scaling of FETs. 
Multigate FETs have a great potential to mitigate the risk of process vari-
ability by using undoped channel. The efforts are under way to enable large-
scale manufacturing of multigate FETs [41–44]. A reduction of four orders 
of magnitude in the leakage current over the 32 nm planar manufacturing 
process has been reported [29]. UTB-SOI FETs [45], deeply depleted chan-
nel MOSFETs [46], and BH-halo MOSFETs [47] are close competitors to the 
FinFET architecture along with IBM’s aggressively scaled planar MOSFET 
down to the 10 nm node [48]. Thus, ultrathin body enables continuous scal-
ing down of FETs by overcoming the major scaling constraints such as SCE 
and random discrete doping (RDD) of the conventional bulk MOSFETs dis-
cussed in Chapters 5 and 8. For computer analysis of the performance of 
these emerging multigate FETs in VLSI circuits, compact models are critical. 
This chapter presents surface potential–based compact models for multigate 
FET devices.
9.2 Multigate Device Structures
The desirables from any alternative device structure include surmounting 
the impending L scaling barrier, preserving today’s CMOS technology as 
much as possible, and using innovative device architectures to eliminate 
major problems in scaled planar MOSFETs including undesirable leakage 
currents and excessive static power. Among the alternative architectures, 
FinFETs [29–36] and UTB-MOSFETs [37–40] are found to offer solutions to 
major issues for the continuous scaling of FETs. Both of these structures 
show potential to eliminate the leakage paths that are far from the gate(s) by 
limiting the thickness of semiconductor body in the immediate vicinity of 
the gate(s) [29].
9.2.1 Bulk-Multigate Device Structure
Figure  9.1 shows a 3D cross section of an ideal double-gate MOSFET 
(DG-MOSFET) device structure [49]. As shown in Figure 9.1, the structure 
consists of a thin film of undoped silicon body, referred to as the fin, a front 
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and a back gate oxide layers, a source and a drain regions, and front and 
back gates. If the body is sufficiently thin, any line drawn between the source 
and drain including possible leakage paths would not be far from one of the 
gates. In this structure, channel doping is not required for suppressing SCEs. 
Thus, RDD, a major contributor to the variation in the performance of IC 
devices and VLSI circuits, is eliminated [8,9].
Figure  9.2 shows a typical manufacturable version of the multiple-fin 
FinFET device structure commonly referred to as the multigate structure [50]. 
The fin can be fabricated on SOI or cost-effective bulk silicon substrates using 
the standard patterning and etching technologies.
Let us consider an ideal symmetric double-gate FinFET (DG-FinFet) 










3D cross section of an ideal DG-MOSFET device structure with an undoped thin film silicon 
body; all leakage paths are close to the gates due to thin body, thus suppressing the short-












3D cross section of a typical multifin FinFET structure used in manufacturing; in the structure, 
W is the channel width, Hfin is the fin height, and T tfin fin≡  is the fin thickness. (Data from N. 
Paydavosi et al., IEEE Access, 1, pp. 201–215, 2013.)
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thickness tfin as shown in Figure 9.3. In order to ensure a complete gate con-
trol of the channel, it is required that tfin is completely depleted by gate bias 








and, in order to suppress source-drain punchthrough, the lateral channel 
depletion (Ych,d) due to Vds at each end of the channel must be such that the 




Ych g ch sd, ,<< −
2
 (9.2)
From the above inequalities, we can show that in order to suppress SCE, the 
device structure must satisfy the conditions given in Equations 9.1 and 9.2. 
Combining Equations 9.1 and 9.2 and expressing Ych,d in terms of equivalent 










+ <<  (9.3)

























A typical symmetric DG-nMOSFET device structure: tfin, Tox, and Nb are the fin thickness, gate 
oxide thickness, and body doping concentration, respectively; Ych,sd is the depletion width in 
the y direction along the channel due to the applied drain bias Vds.
317Compact Models for Ultrathin Body FETs
Thus, if the fin is sufficiently thin with a thickness, tfin, smaller than L, then 
SCEs are suppressed and subthreshold slope (S) is expected to be near its 
ideal value of about 60 mV per decade (at room temperature) [29]. Thus, the 
new device architecture results in a new scaling rule given in Equation 9.3; 
that is, L can be scaled by maintaining the condition tfin < L, relaxing the scal-
ing of gate dielectric and body doping.
In 1988 and 1999, 45 and 18 nm working DG-FinFETs, respectively, were 
reported [30,31]. Subsequently, 10 nm double-gate [32], 10 nm triple-gate 
(Q gate) [33], 5 nm nanowire [34], and 3 nm all-around gate [35] FinFETs 
were reported.
9.2.2 UTB-SOI Device Structure
Figure 9.4 shows 3D cross section of an ideal UTB-SOI transistor structure. 
If tfin in an SOI-MOSFET is only several nanometers (e.g., thinner than about 
one-half of L), the leakage paths far from the gate will be eliminated and 
SCEs can be significantly suppressed. It is found that the transistor leakage 
current is reduced by about ten times for every nanometer drop in tfin [37]. 
The UTB-SOI MOSFETs require SOI substrates with extremely uniform sili-
con films (sub-nanometer uniformity). In 2009, SOI wafer supplier, Soitec, 
developed SOI wafers with a desired tolerance of ±0.5 nm using a process 
called smart cut [51]. It is reported that UTB-SOI MOSFETs with tfin ≈ 3 nm 
have been experimentally realized [52]. The most attractive channel materi-
als for UTB-SOI MOSFETs are the monolayer semiconductors such as gra-















3D cross section of an ultrathin body SOI MOSFET device structure: the body can be a thin 
film of silicon, or any monolayer semiconductors; appropriate thickness of the buried oxide, 
BOx can be used as the back gate oxide to bias the body for the target dynamic Vth shift. (Data 
from N. Paydavosi et al., IEEE Access, 1, pp. 201–215, 2013.)
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In a UTB transistor, the thickness of the buried oxide (BOx) layer is reduced 
to use the substrate immediately below the BOx as a back gate to bias the 
body of the device and to enable a multi-Vth technology, especially for system-
on-chip design [54–56].
The multiple-gate FET structures can be classified as (1) common mul-
tigate (CMG) structure where a common gate terminal is used to bias the 
device and the gate dielectric thicknesses is the same and (2) independent 
multigate (IMG) structure where gates are independently biased and the 
gate dielectric thickness is different for each gate.
9.3 Common Multiple-Gate FinFET Model
The term common gate defines all gates in the multigate (double-gate or 
triple-gate or quadruple-gate) FinFET, which are electrically interconnected 
and are biased at the same electrical terminal voltage. It is also assumed 
that the gate work functions and the dielectric thicknesses on all sides to the 
silicon fin are the same. However, the carrier mobilities in the inversion are 
dependent on crystal orientations and/or strain.
9.3.1 Core Model: Poisson-Carrier Transport
The core CMG model is formulated using gradual channel approximation 
(GCA) [57], described in Chapter 4, and assuming physical effects such as 
mobility degradation can safely be neglected. Several basic models have 
been proposed for the FinFET, where charge [58] and surface potential [59,60] 
modeling approaches have been mainly used for model formulations. The 
core model described in the following section is based on the solution of 
Poisson’s drift/diffusion equations for a long channel DG-FinFET assuming 
a finite doping in the channel [29]. The reported simulation data obtained 
by  the core model agree very well with the numerical device simulation 
data [60,61].
9.3.1.1 Electrostatics
For the simplicity of model formulation, let us consider 2D (two-dimensional) 
cross section of an ideal n-type FinFET device structure as a common double-
gate transistor as shown in Figure 9.5. First of all, we obtain surface potential 















( , ) ( , ) ( , ) ( , )= − − + − 
+ −  (9.5)
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where:
f(x, y) is the electrostatic potential at any point (x, y) in the channel
q is the magnitude of the electronic charge
Ksi and ε0 are the dielectric constant of the silicon channel (fin) and permit-
tivity of free space, respectively
p(x, y), n(x, y), N x yd+ ( ), , and N x ya− ( ),  are the hole, electron, ionized donor, 
and ionized acceptor concentrations at any point (x, y) of the semicon-
ductor substrate, respectively
For a p-type substrate, the minority carrier concentration at any point (x, y) of 
the substrate is given by (Equation 3.40)




















Na is the acceptor doping concentration in a p-type substrate (assuming 
complete ionization)
ni is the intrinsic carrier concentration
vkT is the thermal voltage given by kT/q
k and T are the Boltzmann constant and ambient temperature, respectively



















ϕ(y = 0) = ϕs
ϕ(tfin/2,y) = ϕs(y)
ϕ(x = 0,y) = ϕ0(y)














Schematic of an idealized symmetric common DG-nMOSFET device used to derive device 
 equations: Tox, tfin, and Nb are the gate oxide thickness, fin or body thickness, and body dop-
ing concentration, respectively; the origin of the coordinate system (0,0) is at the center at 
(L = 0, tfin/2); fs and fd are the surface potentials at the source and drain ends of the device, 
respectively. 






















fB is the bulk potential
Typically, FinFETs are undoped or lightly doped channel devices; therefore, 
we consider only the inversion carrier electron concentration n(x, y) at any 
point (x, y) given by Equation 9.6 and uniformly doped p-type body doping 
concentration, Na(x, y) ≡ Nb. Let us assume that Vch(y) is the channel potential 
at any point y and GCA as described in Chapter 4 is valid [57]. Then for a 












































Vch(y) is given by Vch(0) = Vs at the source and Vch(L) = Vd at the drain
From Equation 9.9, the electrostatic potential f(x, y) at any point (x, y) in the 
channel can be written as
 φ φ φ( , ) ( , ) ( , )x y x y x y≅ +1 2  (9.10)
In Equation 9.10, f1(x, y) is the contribution to f(x, y) due to the inversion carri-
ers without the effect of the ionized body dopants, and f2(x, y) is the contribu-
















































If tfin is less than the width of the depletion region, then for a certain gate bias 
Vg, the silicon fin is fully depleted and consequently the inversion carriers 
are spread throughout the entire body. Thus, Qi >> Qb, and therefore, we can 
safely neglect the term containing Nb in Equation 9.9 and the channel poten-
tial is obtained by solving Equation 9.11.
We know that for a symmetric double-gate structure, the vertical compo-
nent of the electric field Ex is zero at the center, that is, at x = 0, df1/dx = 0 
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and f1(x = 0, y) = f0(y); then using Equation 3.47 and following the procedure 
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f0(y) is the potential at the center of the body as shown in Figure 9.5 and we 
have used Equation 9.8 to express fB in terms of ni and Nb
Similarly, in order to solve for f2(x, y), we apply the boundary conditions: Ex = 0 
at the center of the channel (x = 0) and f2(x = 0, y) = 0, and integrate Equation 
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 (9.14)
Now, integrating Equation 9.14 from df2(x = 0, y)/dx = 0, f2(x = 0, y) = 0 to any 
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The surface potential fs(y) at any point y along the surface is obtained by 
evaluating the sum of f1(x,y) and f2(x,y) at the surface (x = −tfin/2) such that

























= + −φ  (9.19)
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where:
Vgs is the gate voltage
Vfb is the flat-band voltage
Qs is the total charge in the body
Cox is the gate oxide capacitance per unit area, given by Koxε0/Tox, with Kox 
and Tox are the permittivity of oxide and oxide thickness, respectively
Then from Gauss’s law at the channel/oxide interface, we get
 Q K Es si xs= – ε0  (9.20)
where:
Exs is the vertical component of the electric field at the surface
Substituting Equation 9.20 in Equation 9.19, we get






= + +φ ε( ) 0  (9.21)
Now, following the procedure to obtain Exs for bulk MOS (metal-oxide-













































We integrate Equation 9.22 from center potential f(x = 0, y) ≡ f0(y), df(x = 0, y)/













































































































































where in Equation 9.24, we have used Equation 9.7 for Nb/ni. Thus, the 
vertical electric field at any point y along the surface of the channel is 
given by









































































































































































Equations 9.18 and 9.26 represent a self-consistent system of equations that 
can be solved to obtain f0(y) and fs(y) for a fully depleted DG-FET structure 
under a set of external biases.
In the partially depleted DG-FETs, the depletion width Xd is bias dependent. 
At the edge of depletion region, f1(x = Xd, y) = 0. With these changes, the sur-
face potential can be derived for the partially depleted devices similar to the 







































































































































In order to obtain continuous expressions for terminal currents and charges, it 
is necessary to capture the transition between the fully depleted and partially 
depleted regimes in a smooth manner. Also, the solution of Equations 9.27 and 
9.28 is computationally intensive due to the complex f2(x, y) term. To overcome 
these issues, a simplified expression is used for f2(x,y) = fpert which is continu-
ous between the partially depleted and fully depleted regimes. Here, fpert is used 
as a small perturbation term. Thus, using fpert, a surface potential in both the 
regimes is calculated through a single continuous equation. The transformation 
variable β is the argument of the cosine function in f1(tfin/2, y) in Equation 9.13
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Thus, through a change of variable, the unified surface potential fs equation 














































v2 2 0φ β− ( )  =ln cos
 (9.31)
Equation 9.31 (implicit in β) is the basic surface potential equation (SPE) 
in Berkeley Short Channel IGFET Model (BSIM) CMG [50]. It is solved by 
first using an analytical approximation for the initial guess [61], followed 
by two Householder’s cubic iterations (third-order Newton-Raphson itera-
tions); together these make the model numerically robust and accurate. The 
surface potentials at the source end fs0 and drain end fsL are calculated 
by setting Vch(y =  0) = Vs and Vch (y = L) = Vd, respectively. For a lightly 
doped body, Equation 9.31 can be further simplified [62] to speed up the 
simulation.
From Equation 9.30: if fpert ≈ 0, then in Equation 9.31 we have exp φpert kTv( ) = 1 






















Therefore, we can simplify Equation 9.31 as
 




















ε β βtan  (9.32)
A separate surface potential expression is used for the cylindrical gate 
geometry [63].
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9.3.1.2 Drain Current Model
The drain-to-source current Ids for the long channel DG-FinFETs is obtained 
from the solution of drift-diffusion equation (Equation 4.63)




ch( ) ( ) ( )= µ  (9.33)
where:
μ(T) is the low-field and temperature-dependent mobility
W is the total effective width
Qi is the inversion charge per unit area in the upper half part of the body
Equation 9.33 includes drift and diffusion transport mechanisms through the 
use of the quasi-Fermi potential. Integrating both sides of Equation 9.33, and 
considering the fact that under quasistatic operation Ids is constant along the 




















 ∫µ( )  (9.34)
where:
L is the effective channel length
Qis and Qid are the inversion charge densities at the source and drain ends, 
respectively
From the relation QS = (Qi + Qb), we get
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From Gauss’s Law, we get the total charge in the fin, QS = −Ksiε0Exs; then we 
can show from Equation 9.25
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 (9.36)
Note that the second term in the square bracket is due to bulk charge. For 
lightly doped body, Qb << Qi; therefore, neglecting the bulk charge term in 
Equation 9.36, we can express inversion charge as
 Q y qn K v e e ei i si kT
y v y v V ys kT kT B ch( ) .( ) ( ) (≈ −( )    − −2 0 0ε φ φ φ ) { } 
vkT  (9.37)
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Equation 9.37 can be further simplified as
 Q y qn K v e ei i si kT
y V y v y y vs B ch kT s k( ) ( ) ( ) ( ) ( )= −− −  −2 10
2 0ε φ φ φ φ T   (9.38)
In strong inversion fs(y) >> f0(y); therefore, 1
0− − e y y vs kTφ φ( ) ( )  approaches 1. 
In weak inversion, we can simplify this term assuming liner profile from 
x = 0 to x = −tfin/2. If Eavg is the average electric field in the region between 














If we assume that surface potential varies linearly from center potential f0(y) 









































where Csi = Ksiε0/tfin; substituting Equation 9.41 in Equation 9.38 and perform-
ing Taylor’s series expansion, the inversion charge for lightly doped DG-FETs 
is given by
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 (9.42)
Equation 9.42 is an implicit equation in Qi and is solved iteratively to obtain 
drain current from Equation 9.33. Using Qs ≈ Qi,LD in Equation 9.19, we can 
compute Vgs versus inversion charge Q C V Vi LD ox gs fb s, = − − −( )φ .
Similarly, the inversion charge density for heavily doped DG-FETs can be 
shown as
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 (9.43)
From the similarities of charge expressions in Equations 9.42 and 9.43, a uni-
fied expression is used to calculate the inversion charge density for a wide 
range of devices as a function of Qb and is given by
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where:
Q0 = 2Qb + 5CsivkT, with Csi = Ksiε0/tfin
Qb is the fixed depletion charge and is given by qNbtfin
It is reported that the unified charge density model agrees very well with the 
inversion charge density calculated using an exact equation for a wide range 
of body doping concentration [60]. Then from Equation 9.44, the gradient in 
Vch(y), term dVch/dQi can be calculated as a function of Qi using a simple but 
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Equation 9.34 can be integrated analytically using Equation 9.44 to calculate 






































Equation 9.46 describes the drain current model for symmetric DG-FETs. 
The model equation predicts the drain current in all operation regions: sub-
threshold, linear, and saturation of both fully depleted and lightly depleted 
channel symmetric DG-FETs. Figure 9.6 shows the simulated I–V character-
istics of a bulk FinFET device obtained by multigate drain current model 
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Drain current model used to compare the measured and simulated I–V characteristics of mod-
erately doped symmetric bulk n-channel FinFET devices: (a) Ids − Vgs characteristics for different 
Vds; (b) Ids − Vds characteristics for different Vgs. Device data are L = 50 nm, tfin = 25 nm, and TiN 
gate with equivalent Tox = 1.95 nm; symbols are measured data and lines represent compact drain 
current model. (Data from M.V. Dunga et al., IEEE Symposium on VLSI Technology, pp. 60–61, 2007.)
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A unique behavior of lightly doped DG-FETs with thin body is that the 
inversion charge is no longer confined to interface and the entire film is 
inverted. For any gate voltage, the electrostatic potential increases at the inter-
faces as well as in the volume of the film in all mode of device operation: the 
depletion, weak inversion, and the strong inversion. As a result, the potential 
shift or total band bending exceeds 2fB in every region and in the entire film. 
This is referred to as the volume inversion [61, 63–65]. Due to volume inversion 
(1) the potential as well as the inversion carrier density is nearly independent of 
the position inside the body because of the negligible potential drop between 
the surface and the center of the body as shown in Figure 9.7a; (2) the poten-
tial as well as the inversion charge density is weakly dependent on the body 
thickness; any small increase in the gate voltage in the subthreshold region 
increases the potential throughout the entire body, causing inversion in the 
entire body; and (3) since the electronic potential is virtually independent of 
the body thickness, the total integrated charge inside the body is proportional 
to the body thickness. Thus, as a result of volume inversion, the subthreshold 
region drain current is also proportional to tfin as shown in Figure 9.7.
9.3.2 Modeling Physical Effects of Real Device
This subsection briefly reviews some of the real-device effects for the mod-
ern multigate transistors, highlighting the key physical effects and imple-
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FIGURE 9.7
Drain current model showing volume inversion in lightly doped DG-nMOSFETs: (a) simu-
lated potential profile in the body between the front and back surfaces in volume inversion; 
(b) subthreshold Ids  −  Vgs plots for different body thicknesses showing volume inversion 
(flat potential profile) simulated by the drain current model and numerical device simula-
tion (TCAD); symbols represent TCAD and lines represent compact model; device data are 
Na = 1 × 1015 cm−3 and Tox = 2 nm; (T tsi fin≡ ). (Data from M.V. Dunga et al., IEEE Symposium on 
VLSI Technology, pp. 60–61, 2007.)
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9.3.2.1 Short Channel Effects
SCEs originate from 2D electrostatics where the drain significantly affects 
the potential barrier at the source due to its close proximity to source region. 
SCEs degrade the device performance through Vth roll-off and S degradation.
There are several approaches to model SCEs [66–70]. However, the approach 
assuming a parabolic potential function perpendicular to the silicon-insulator 
interface to solve the 2D Poisson’s equation is shown to maintain a balance 
between the model accuracy and model computation time [68,69].
Vth roll-off: In order to model Vth roll-off in DG-FETs, 2D Poisson’s equa-
tion is solved in the x direction into the body and in the y direction along 
the length of the channel, assuming that the inversion charge is negligible 
and the electric field Ex is independent of y whereas the electric field Ey is 
independent of x. Then assuming a parabolic potential distribution along 
the x direction, the minimum potential at the center of the channel f0(y) is 
determined [70]. Then the minimum potential fc,min [61] is expressed in terms 
of the terminal voltages Vgs and Vds, L, and the characteristic field-penetration 



























λ is known as the scale length that defines the extent of penetration of the 
electric field from the drain into the body as function of physical parameters 
Tox and tfin and, therefore, the amount of SCE in a transistor. The change in 
Vth is then defined as
 ∆V L V L V Vth ds L gs ds
, , lim , , ,,λ φ λ( ) ≡ ( )
→∞
c min  (9.48)
The term ΔVth(L, λ, Vds) is further enhanced with more parameters for sim-
plicity of the parameter extraction procedure and to improve modeling accu-
racy [71]. In BSIM-CMG model, ΔVth is subtracted from Vfb [72–74].
Figure 9.8 shows the dependence of ΔVth on the gate oxide thickness and 
silicon body thickness. As the oxide thickness and body thickness decrease, 
the gate control on the body increases, thus suppressing SCE as expected [64].
Subthreshold slope degradation: The subthreshold swing, S, in a planar 







































Cd is the depletion capacitance associated with the depletion region
CIT is the capacitance due to interface states
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CDSC is the coupling capacitance between source/drain to channel, which 
has similar L, λ, and Vds dependencies as ΔVth discussed earlier
The degradation in subthreshold swing is then modeled through a modifica-














where nvkT is substituted for vkT in all bias-dependent calculations.
9.3.2.2 Quantum Mechanical Effects
Quantum mechanical confinement of inversion carriers is well known in 
bulk MOSFETs for a long time [13,75,76]. The large vertical electric field leads 
to strong band bending at the surface and the inversion carriers are con-
fined to dimensions along the length and width of the transistor as shown 
in Figure  9.9a. This carrier confinement, also known as electrical confine-
ment (EC), leads to splitting of energy bands into discrete sub-bands, which 
reflects as an increase in the threshold voltage of the transistor and a decrease 
in the gate capacitance, both of which act to reduce the current drive of the 
transistor [13,61].
In the case of DG-FETs, unlike bulk FETs, there is strong carrier confinement 
even at low electric fields, making the QME (quantum mechanical effect) 
even more complex [77]. The carriers are bounded by gate insulator on two 























Tsi = 20 nm, Na = 1e+15 cm−3
Vds = 100 mV
Tox = 2 nm, Na = 1e+15 cm−3
Vds = 100 mV
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0.1 0.2
FIGURE 9.8
Drain current model used to simulate SCE in lightly doped DG-nMOSFETs through thresh-
old voltage roll-off for different: (a) oxide thickness and (b) body thickness; symbols repre-
sent TCAD and lines represent compact model (T tsi fin≡ ). (Data from M.V. Dunga et al., IEEE 
Symposium on VLSI Technology, pp. 60–61, 2007.) 
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This is referred to as structural confinement (SC) since it arises from the very 
physical structure of DG-FET as shown in Figure  9.9b. In order to capture 
the QME in its entirety it is necessary to model the effect of both EC and SC 
(Figure 9.9) on the performance of DG-FETs. Several groups have reported dif-
ferent analytical and numerical approaches to capture the QME in DG-FETs 
[78–80].
The quantum mechanical confinement of the inversion carriers increases 
the device Vth, degrades the gate capacitance, and reduces the effective width 
of the device (see Figure 9.7a) due to a shift in the inversion charge centroid 
as discussed in Section 3.4.2.2 (Figure  3.19) away from the Si/SiO2 inter-
face [13,61]. A shift in the bottom of the conduction/valence band due to the 
SC [61] is used to modify Vch at the source and drain SPEs. In order to model 
EC, the bias-dependent charge centroid thickness Δz is used to modify Tox 
(Equation 3.82) and calculate the reduction in the width of the device [79]. 
The simulation results are in an excellent agreement with those calculated 
from a self-consistent Schrödinger–Poisson approach [61].
9.3.2.3 Mobility Degradation
Similar to surface mobility degradation in bulk MOSFETs discussed in Section 
5.3.1 (Figure 5.9b), the degradation of carrier mobility in FinFET also occurs 
due to four main scattering mechanisms: Coulomb scattering, acoustic pho-
non scattering, surface roughness scattering, and optical phonon scattering. 
The first three scattering mechanisms have vertical (transverse) field depen-
dency and they are each dominant at different regions of device operation: 
Coulomb scattering at weak inversion, acoustic phonon scattering at mid-
















Energy-band diagrams showing the carrier confinement and associated quantization of elec-
tronic energy levels in DG-MOSFETs: (a) electrical confinement due to band bending at the top 
and bottom gate silicon/SiO2 interface and (b) structural confinement due to ultrathin body.
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Similar to bulk MOSFETs (Section 5.3.1), these mechanisms together are 
modeled through a submodel called low field mobility degradation and used to 
get the effective mobility [71].
At high lateral field due to high applied Vds, the dominant scattering mecha-
nism is optical phonon scattering since the electrons are able to gain enough 
energy to emit optical phonons. This high lateral field scattering causes the car-
rier velocity saturation. The velocity saturation is calculated using a submodel 
called current saturation and it degrades the drain-to-source current directly [71].
9.3.2.4 Series Resistances
In thin body source-drain transistors, series resistance is large. In order to 
reduce the parasitic resistances in FinFETs and UTB transistors, raised source-
drain regions are used in device architecture [Figure 9.4]. Thus, the parasitic 
source-drain resistance submodel includes a bias-dependent extension resis-
tance Rext, a spreading resistance Rsp, and a distributed contact resistance Rcon.
The components of contact resistance include resistance ΔRs of the raised 
source-drain bulk regions and silicon/silicide inter-face resistance ΔRc. And, 
Rcon is modeled as a lumped resistance using a distributed network.
The spreading resistance Rsp is due to current crowding as the current 
flows from the raised drain region into the drain extension; this results in 
an increase in the resistance by Rsp. The spreading resistance is, modeled in 
terms of the device and source-drain areas and a shape parameter [81].
The extension resistance Rext contributes the most to the series resistance. 
The fringe field from the gate can cause surface accumulation at the inter-
faces of the extension region and the gate oxide/offset spacer; this modulates 
the resistivity of the region and makes Rext bias-dependent. Rext is modeled 
as a resistance network with two bias-independent resistances Rext1 and Rext2, 
and a bias-dependent resistance Racc. Since the exact extension doping profile 
is often unknown, analytical expressions with fitting parameters are used to 
obtain the values of these components of Rext [81].
9.4 Independent Multiple-Gate FET Model
The model developed for common-gate FinFETs cannot be used for transis-
tors with different gate dielectric thickness and independently biased gate 
terminals. In this section, we will derive a surface potential–based compact 
model targeted for UTB-SOI MOSFETs. The model could be used for com-
puter analysis of emerging devices including graphene nanoribbon transis-
tors [22,23,52]. Many of the real-device effects presented for a CMG model 
can be used with appropriate changes for independent gate operation. Thus, 
only a description of the core model is presented in the following section.
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9.4.1 Electrostatics
In order to derive electrostatic potential of asymmetric independent DG-FETs, 
let us consider 2D cross-sectional view of the channel as shown in Figure 9.10. 
The asymmetric independent DG-FET includes different front- and back-
gate dielectric thicknesses (Tox1 and Tox2) and different gate-work functions 
(fM1 and fM2). Since the threshold voltage of an independent DG-FET can 
be optimized by adjusting the back-gate bias (Vbg), there is no need for sig-
nificant body doping, Nb. Therefore, we can develop surface potential-based 
model using a lightly doped body so that Qb << Qi.
Let us consider GCA, Boltzmann’s distribution function, an undoped chan-
nel, and only the dominant mobile carriers in deriving the surface potential. 
































Again, using the identity (Equation 3.47) d dx d dx d dx d dx/ / / /( )( ) = ( )⋅( )φ φ φ2 2 22  













































Es1 and Es2 are the surface electric fields at the front and back gates, 
respectively








ϕs1(y = 0) = ϕs1
ϕs2(y = L) = ϕd2ϕs2(y = 0) = ϕs2


















2D cross-sectional view of the channel region of a planar independent DG-FET; Tox1 and Tox2 are 
the front and back gate oxide thickness, respectively; tch and Nb are the substrate thickness and 
doping concentration, respectively.
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Vfg and Vbg are the front- and back-gate voltages, respectively
Vfb1 and Vfb2 are the flat band voltages for the front and back gates, respectively
Cox1 and Cox2 are the front- and back-gate oxide capacitances given by Koxε0/
Tox1 and Koxε0/Tox2, respectively, where Tox1 and Tox2 are the front and back 
oxide thicknesses, respectively, and Kox is the dielectric constant of oxide
Substituting Equation 9.53 in Equation 9.52, we get an implicit equation in 
fs1 and fs2.
Now, in order to solve the implicit Equation 9.52 with two interdependent 
unknowns, fs1 and fs2, the back surface is approximated to be always in weak 
inversion. Using the equation for the potential of a capacitive divider node 
held between the two potentials fs1 and Vbg, we can write



















and, C K tsi si ch= ε0 , with tch being the channel thickness.
Substituting Equation 9.54 in Equation 9.52, the implicit SPE for the IMG 
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Equation 9.55 is solved using Householder’s method to obtain the front sur-
face potential and electric field, fs1 and Es1, respectively, at the source end (by 
setting Vch(y = 0) = Vs) [82]. The front surface potential and electric field, fd1 
and Ed1, are also found for the drain end (by setting Vch(y = L) = Vd). The cor-
responding back-gate surface potentials fs2 and fd2 and electric fields Es2 and 
Ed2 are then computed from Equations 9.54 and 9.53, respectively.
Finally, assuming lightly doped body, that is, Qb << Qi, so that Qs ≅ Qi, 
we get the expression for the inversion charge density as
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 Q K E Ei si s s= −( )ε0 1 2  (9.56)
9.4.2 Drain Current Model
For long channel UTB-FET devices, the drain current is derived by solving 
drift-diffusion transport expression given by Equation 9.33. Integrating both 
sides of Equation 9.33 and considering the fact that under quasistatic opera-
tion Ids is constant along the channel, it is possible to express Equation 9.33 in 
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is used to compute the drain current by following the procedure described next:
 1. Solving for Es1 in Equation 9.58 and using it in Equation 9.56, we can 
write
 Q y qn K v
V y
v
K E Ki i si t
s ch
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+ ( ) −2 0 1 0 2 2ε φ ε si sEε0 2  (9.59)
 2. Taking the derivatives of both sides of Equation 9.59 with respect to 
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 (9.61)
Here, η varies from 1 to 2 going from subthreshold to strong inver-
sion and is a function of y. To simplify the integral in Equation 9.57, 
η can be approximated to be independent of position, thus replacing 
Qi(y) and Es2(y) by their average values at the source and drain ends.
 3. Evaluating the integral in Equation 9.57 using Equation 9.60 leads to 
the following basic equation for Ids [49]






v v Q Qds
is id







+ + −( ) + −( )







The model has been extensively verified for a wide range of reliability and 
scalability [83]
9.5 Dynamic Model
9.5.1 Common Multigate C–V Model
This section presents the dynamic model of the CMG DG-FETs for transient 
analysis of the devices in circuit CAD. The intrinsic capacitance model that 
describes the transient behavior of the transistors are derived from the ter-
minal charges as described in Chapter 6.
For DG-FETs, the total charge in the body is given by the charges on the 
top- and bottom-gate electrodes. The total charge is computed by integrating 
the charge along the channel. Since the two gates are electrically intercon-
nected, we have
 Q WC V V y dyG ox gs fb
L
= − −  ⋅∫2
0
φ( )  (9.63)
where:
QG denotes the charge on the electrically interconnected gate
The inversion charge in the body is divided between the source and the 
drain terminals using Ward–Dutton charge partition approach discussed in 























. ( )φ  (9.64)
Using charge conservation principle, the charge on the drain terminal (Qd) 


















φ( )  (9.65)
The surface potential as a function of the position y along the length of the 
transistor, fs(y) is obtained using current continuity. Current continuity 
states that the current is conserved along the length of the transistor.
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 I L I y y Ld d( ) ( )= ≤ ≤, where 0  (9.66)
The expression for the drain current in Equation 9.46 is very complex and is 
not practical for applying current continuity. For the purpose of determining 
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where the function g Q yi( )( ) follows from Equation 9.46 after neglecting the 











The approximate Equations 9.67 and 9.68 retain good accuracy in the strong 
inversion regime but overestimate the drain current in the subthreshold 
regime. The advantage of using a mathematically simple analytical expres-
sion for terminal charges outweighs the resulting error in the accuracy of 
C–V model in the subthreshold regime. Using Equations 9.67 and 9.68, fs(y) 
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where fs0 and fsL represent the surface potential at the source and drain ends, 
respectively, and the parameter B is defined as
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The terminal charges are obtained by substituting fs(y) in Equations 9.63 
through 9.65 and evaluating of the integrals [73] so that
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 (9.71)
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The expressions for terminal charges are continuous and are valid over sub-
threshold, linear, and saturation regimes of operation.
Equation 9.71 forms the C–V model for BSIM-CMG. The terminal charges 
are used as state variables in the circuit simulation. All the capacitances are 
derived from the terminal charges to ensure charge conservation. The capac-











i and j denote the multigate FET terminals





∑ ∑= = 0  (9.73)
due to charge conservation.
The capacitances from C–V model are plotted as a function of gate voltage 
and drain voltage in Figure 9.11a and b, respectively.
9.5.2 Independent Multigate C–V Model
We model the C–V using a charge-based approach [84,85] to ensure charge con-
servation. The charge associated with each terminal is modeled. The capacitive 
















































Symbols: TCADna = 3e+18 cm−3
Vds = 1.5 V
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FIGURE 9.11
Dynamic model of symmetric DG-MOSFETs: modeling transcapacitances as a function of 
(a) gate voltage and (b) drain voltage; Model symmetry is seen at Vds = 0 where Cdg(gd) = Csg(gs); 
na = body doping concentration; symbols represent TCAD and lines represent compact model. 
(Data from F. M.V. Dunga et al., IEEE Symposium on VLSI Technology, pp. 60–61, 2007.)
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The charge associated with the front gate fg can be calculated as
 Q W C V y dyfg ox
L
fg s= − − ∫ 1
0
1 1∆Φ φ ( )  (9.76)
where:
ΔΦ1 is the work function of the front gate with reference to that of n+ 
source
In order to integrate Equation 9.76, the relation between front surface poten-
tial fs1(y) and position y is needed. This can be obtained by applying current 
continuity to Equation 9.62.
 I y T W
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Since Qi(y) is unknown, the capacitor divider approximation is used to relate 
the front surface potential fs1 and charge Qi:
 Q y C V y
C C
C C
V yi ox fg s
ox si
ox si
bg s( ) ( ) ( )= − −  + +
− −1 1 1
2
2
2 2∆Φ ∆Φφ φ   (9.78)
Combining Equations 9.77 and 9.78 and noting that Q Q yis is s s s= = φ φ1 1( ) , , 
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Substituting Equation 9.79 in Equation 9.76 and performing integration, 
we get
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 ′ = − + ⋅ −( ) + +( )A V V vfg c bg kT c∆Φ ∆Φ1 2 1γ γ  (9.81)
and,
 ′ = +( )B c1
2
1 γ  (9.82)
The charge associated with the back gate can be simply calculated by replac-
ing fs s d1, ( ) with fs s d2, ( ), swapping Vfg −( )∆Φ1  and Vbg −( )∆Φ2 , and swapping 
Cox1 and Cox2 in Equation 9.80, following an argument of symmetry.
The front- and back-gate charges are further partitioned into a source 
component and a drain component according to Ward–Dutton charge parti-
tion method [84,85]. The drain charge associated with the front gate is given 
by [79]
 Q W C V y
y
L
dyD ox fg s
L
1 1 1 1
0
= − − − ∫ ∆Φ φ ( )  (9.83)
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Similarly, the drain charge, QD2 associated with the back gate is obtained by 
replacing fs s d1, ( ) with fs s d2, ( ), swapping Vfg −( )∆Φ1  and Vbg −( )∆Φ2 , and swap-
ping Cox1 and Cox2 in Equation 9.84.
The total drain charge is the sum of QD1 and QD2. Since QS, QD, Qfg, and Qbg 
must sum up to 0, the source charge can be calculated as
 Q Q Q QS fg bg D= − − −  (9.85)
Similar to Figure 9.11, the transcapacitances can be computed from the above 
terminal charges.
341Compact Models for Ultrathin Body FETs
9.6 Summary
This chapter presented an overview of the present state-of-the-art surface 
potential–based compact models of thin-body CMG and IMG FET devices 
for circuit CAD. Each device model consists of a core model for large devices 
and real device submodels to analyze the physical and geometrical effects on 
these devices. The basic features of the model include capturing the impor-
tant physics of thin-body multigate transistors such as the volume inver-
sion and the dynamic Vth shift for body bias in ultrathin body transistors. 
The models are valid for digital as well as analog circuit analysis with the 
C–V models that simulate the transcapacitances. This chapter is intended to 
provide readers the present state-of-the-art modeling activities in thin-body 
FET devices. The detailed models and modeling methodologies including 
updates can be found in the literature [74].
Exercises
9.1 Complete the mathematical steps following the procedure described 
in Chapter 3 to derive Equation 9.13 for channel potential f1(x, y) at any 
point (x, y) in the channel of a typical symmetric DG-MOSFET device.
9.2 Complete the mathematical steps following the procedure described 
in Chapter 3 to derive Equation 9.17 for channel potential f2(x, y) at 
any point (x, y) in the channel of a typical symmetric DG-MOSFET 
device.
9.3 Use Equations from exercises 9.1 and 9.2 to derive:
 a. Vertical electrical field at any point y along the channel of the 
symmetric DG-MOSFET device
 b. Gate voltage for a fully depleted symmetrical DG-MOSFET 
structure
9.4 What is the volume inversion in DG-MOSFETs? Describe the effect 
of volume inversion on DG-MOSFET device performance.
9.5 Describe the difference between the electrical and structural 
Quantum Mechanical effects in DG-MOSFETs; qualitatively plot the 








As the CMOS (complementary metal-oxide-semiconductor) technology 
approaches its ultimate scaling limit of MOSFET (metal-oxide-semiconductor 
field-effect transistors) device miniaturization, extensive global search for 
beyond-CMOS devices has been continued to rebooting computing. This 
new device technology must be green (i.e., energy efficient) and continue to 
increase packing density of devices as well as device functionalities in an IC 
(integrated circuit) chip in the same rate as the CMOS technology. A number 
of potential beyond-CMOS devices involving present as well as new state 
variables and communication frameworks have been reported [1–3]. Among 
the potential beyond-CMOS devices, the devices that compete directly with 
the MOSFETs in power, area, and speed in the commercial temperature range 
0°C–75°C and can utilize the existing CMOS facility are of special interest to 
device technologists and IC manufacturers. These devices are aimed at sup-
ply voltages less than a 0.5 V with subthreshold swing (S) lower than that of 
MOSFETs.
The scaled MOSFET devices, discussed in Chapter 5, are limited by short 
channel effect (SCE) and S. As discussed in Chapter 9, the ultrathin-body 
(UTB) MOSFETs are adopted to surmount the challenges of SCEs. However, S 
in UTB-MOSFETs is still limited by the Boltzmann distribution of carriers to 
a minimum value of 60 mV per decade of channel current at room tempera-
ture. Therefore, the devices that can achieve switching mechanisms less than 
60 mV per decade are highly desirable for beyond-CMOS green IC technology. 
The potential device structures with the desirable characteristics include 
tunneling [4–6], impact ionization [7–10], ferroelectric dielectrics  [11], and 
mechanical gate [12–14] field-effect transistors (FETs). Among the emerging 
devices, the tunnel FET (TFET) is one of the potential candidates for beyond-
CMOS technology that can be controlled at voltages well under a volt with 
steep S and does not have the delays associated with positive feedback that 
are intrinsic to impact ionization, ferroelectricity, and mechanical devices [15]. 
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Therefore, in this chapter, an overview of the present state-of-the-art compact 
modeling activities on TFETs is presented. First of all, the basic features of 
TFET device structure are presented. Then the physics of TFET device opera-
tion is discussed. And, finally, the compact modeling activities on TFETs for 
circuit CAD is presented. TFET as a green transistor has the potential to pro-
vide an acceptable device performance as the supply voltage approaches to 
0.1 V beyond-CMOS devices.
10.2 Basic Features of TFETs
The most commonly referred TFETs are gated p-i-n diodes or gated p-n diodes 
with an intrinsic channel as shown in Figure 10.1. In order to switch the device 
on, the pn-junction is reverse biased and a voltage (Vg) is applied to the gate to 
modulate the device characteristics. In order to be consistent with MOSFET 
device technology, the names of the TFET device terminals are chosen such 
that the biasing conditions for MOSFETs and TFETs are the same. Since a 
reverse bias with Vg > 0, V(n+) > 0, and V(p+) = 0 is needed across the p-i-n 
structure to trigger tunneling similar to the biasing condition of an nMOSFET 
with Vg > 0, Vd > 0, and Vs = 0, the n+ region of a p-i-n TFET in Figure 10.1 is 
referred to as its drain and p+ region as its source for an n-type TFET (nTFET). 
Similarly, for a p-type TFET (pTFET), p+ region is referred to as the drain and 
n+ region is the source to be consistent with biasing condition of a pMOSFET 
device discussed in Chapters 4 and 5.
Thus, Figure 10.1 shows an nTFET device structure, with a heavily doped 
p+ source region and a heavily doped n+ drain region. On the other hand, 
in a pTFET, the source is doped with n+ and the drain is doped with p+. It is 
observed from Figure 10.1 that a p-i-n TFET device structure is similar to that 
of a conventional MOSFET except that the source is doped with the oppo-








n+ Drainp+ Source i-Silicon
FIGURE 10.1
2D cross section of an ideal single gate p–i–n TFET device structure with a p+ source, an intrin-
sic silicon (i-silicon) channel, and an n+ drain regions on an insulating substrate; tox and tsi are 
the gate oxide thickness and body thickness, respectively; Vs, Vg, and Vd are the source, gate, 
and drain voltages, respectively.
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a typical TFET device includes an ultrathin body on the top of a buried oxide 
layer, a gate electrode placed on the top of an ultrathin-gate dielectric, and a 
heavily doped source region with doping type opposite to a heavily doped 
drain region.
In principle, the same p-i-n TFET device structure shown in Figure 10.1 can 
be used for n-type or p-type operation by appropriate biasing conditions. In 
this respect, if a TFET is designed with symmetry between the n+ and p+ 
regions including similar doping levels, gate alignment, and geometries, the 
device shows ambipolar behavior, that is, the transfer characteristics resemble 
those of a pTFET when Vgs < 0 and Vds < 0, and those of an nTFET when 
Vgs > 0 and Vds > 0. Thus, in principle, the TFET is an ambipolar device show-
ing p-type behavior with dominant hole conduction and n-type behavior 
with dominant electron conduction.
In another embodiment, a TFET can be used as a fully depleted channel 
device [16]. In the case of a fully depleted channel TFET, the metal gate work 
function of the gate is chosen to fully deplete the channel in the off-state. In 
the on-state, the Zener tunneling is enabled [17]. In order to achieve high cur-
rent density, abrupt doping profiles are required with degenerately doped 
n+ and p+ regions [16].
One of the key challenges of TFET fabrication is that the gate must be self-
aligned to the junction. If the gate is underlapped, that is, the junction is 
moved outside the gate edge, the field control is degraded along with the 
degradation of S. And, if the gate is overlapped, that is, the junction is under 
the gate metal, the field in the on-condition depletes carriers on the source 
side of the junction decreasing the tunneling injection. Thus, the gate must 
be placed with a high precision approaching that of the lateral potential vari-
ation length, which is typically less than 10 nm [18] in these heavily doped 
TFET structures.
Similar to MOSFETs, the gate control of the channel in TFETs can be improved 
by using double-gate (DG) structures. In order to increase the on-current (Ion), 
a degenerately doped pocket region can be used under the gate [19]. In addi-
tion to increasing Ion, the pocket also offers lower S by aligning the gate field 
with the internal tunnel junction field. TFET device structure is continuously 
evolving with the development of process technology to minimize access 
resistance, form abrupt degenerate junctions, self-align gate, and realize ultra-
thin channel.
A TFET-type device structure has been studied by Stuetzer [20] in 1952 
predating Esaki’s discovery of pn-interband tunneling [21]. In this study, the 
basic characteristics along with the ambipolar nature of the current–voltage 
(I–V) characteristics have been reported in the field gating of a lateral ger-
manium pn-junction. This study also shows the dependence of the transistor 
characteristics on gate placement with respect to the pn-junction. In 1977, 
Quinn et al. [22] designed a surface-channel MOS tunnel junction by replacing 
the n+ source region of an nMOSFET device with a highly degenerate p+ 
source region to measure the sub-band splitting and transport properties of 
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tunneling between a bulk source and a two-dimensional (2D) surface channel. 
This device structure is essentially a lateral TFET. The first known vertical TFET 
has been reported by Leburton et al. [23] in 1988 in the design of a high-speed 
transistor with the gate to control the negative differential resistance (NDR).
In 1992, Baba [24] independently proposed the lateral TFET device structure 
similar to that reported by Quinn to use the gate of the transistor in controlling 
NDR. This transistor has been referred to as the surface tunnel transistor (STT). 
In the 1990s, the STTs fabricated in different semiconductor materials such as 
gallium arsenide (GaAs), silicon-on-insulator (SOI), silicon (Si), and indium 
gallium arsenide (InGaAs) have been widely studied to show NDR at room 
temperature [25–33]. In this period, the focus of the STTs has been on field 
control of the forward-biased characteristic of the Esaki tunnel junction and 
in ways to utilize the NDR characteristics.
The interest on TFET as the potential device for beyond-CMOS technology 
has grown since the reported gating of the reverse Zener tunneling current of 
STTs to achieve better scaling due to the absence of punch-through by Reddick 
and Amartunga in 1995 [34]. Subsequently, the gating of the Zener side of the 
tunnel junction of a fabricated Si vertical TFET along with its potential for low 
off-current (Ioff) relative to the MOSFET has been reported by Hansch et al. in 
2000 [35]. In 2004, the device characteristics of a lateral SOI TFET have been 
reported by Aydin et al. [36], and low S in the TFET has been reported by 
Wang et al. [4], Bhuwalka et al. [5], and Appenzeller et al. [6]. Theoretically, it 
is shown that in a TFET, S < 60 mV per decade at room temperature [37,38]. 
However, less than 60-mV per decade S has been reported in only a few 
TFETs based on carbon nanotubes (CNTs) [6,39], Si [40–43], germanium 
(Ge) [44], and p+Ge/n+Si [45] channels. TFET device structure is constantly 
evolving to outperform CMOS devices in comparable technology node [46].
10.3 Basic Theory of TFET Operation
10.3.1 Energy Band Diagram
The basic operating principle of a TFET can be understood from the energy 
band diagram shown in Figure 10.2 of the ideal device structure, shown in 
Figure 10.1. In Figure 10.2, the energy band diagram of a p–i–n TFET device 
under various biasing conditions is shown with reference to the struc-
ture in Figure  10.1. Figure  10.2a shows that in the off-state with zero bias 
(Vgs = 0 = Vds), the majority carriers in the channel as well as in the drain 
regions see unsurmountable large potential barriers for tunneling and the 
only current flow through the device is due to the reverse-biased leakage cur-
rent of the p–i–n structure. When a positive gate bias (Vgs > 0) is applied at the 
gate, the source channel junction is reverse biased, and therefore, the energy 
band of the channel region bends downward as shown in Figure 10.2b. 
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An additional positive drain bias (Vds > 0) pulls down the Fermi levels in both 
the n-type drain and i-channel regions. If the downward shift of the bands is 
large enough to narrow the bandgap formed by the overlap of the conduc-
tion band and valence band at the source-channel junction, a tunneling path 
will be formed, allowing electrons to tunnel from the source to i-channel, as 
shown in Figure 10.2c. The tunneled electrons then move toward the n+ drain 
by drift-diffusion process, generating current flow in TFET devices. The gate 
modulation of the overlap region, defined as the tunneling width (ΔΦ), allows 






























Energy band diagram taken laterally along the length of the p-i-n TFET structure: (a) off-state 
with Vgs = Vds = 0; (b) gate modulation of the channel by Vgs > 0 and Vds = 0; and (c) on-state 
with Vgs > 0 and Vds > 0 leading to nFET-type behavior with the current flow set by the overlap 
of valence band electrons with the unfilled channel conduction band states. ΔΦ is the win-
dow of tunneling; Ecn and Ecp represent the conduction band energies of the n-type and p-type 
semiconductors, respectively; Evn and Evp represent the valence band energies of the n-type 
and p-type semiconductors, respectively; Ef is the equilibrium Fermi level; Efn and Efp are the 
quasi-Fermi potentials of the n-type and p-type regions, respectively, under the applied bias; 
and Eg is the energy gap.
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10.3.2 Tunneling Mechanism
In a TFET the primary injection mechanism of charge carriers is interband 
tunneling [21] in which the charge carriers transfer from one energy band 
into another at a heavily doped p+n+ junction in contrast to MOSFETs where 
the charge carriers are thermally injected over a barrier. Interband tunnel-
ing was first observed in 1957 by Esaki [21] while studying narrow forward-
biased p–n junctions called tunnel diode. However, the interband tunneling 
concept was first used by Zener in 1934 to explain the dielectric breakdown 
at a high electric field [17] and is known as the Zener tunneling, which is also 
referred to as the band-to-band tunneling (BTBT).
The Zener or interband tunneling can be realized in a reverse-biased p-i-n 
structure as shown in Figure 10.2. In a TFET, the interband tunneling can be 
switched on and off abruptly by controlling the band bending in the channel 
region by applying Vgs. As shown in Figure 10.2a, for a p-i-n TFET structure 
at Vgs  =  0, the tunneling barrier is large, and the device is in the off-state. 
A Vgs > 0 pulls the energy bands down and reduces the tunneling barrier. 
Due to reduced energy barrier, the carriers can tunnel from the valence band 
in the source to the conduction band in the channel and the tunneling current 
increases. For a p+n+ tunnel junction, the tunneling current is determined by 
integrating the product of charge flux and the tunneling probability T(E) from 
the energy states on the p+ side to those on the n+ side. And, T(E) is calcu-
lated by applying Wentzel–Kramers–Brillouin (WKB) approximation of the 






















m* is the effective mass
Eg is the energy of the bandgap
q is the electronic charge
 is the reduced Plank’s constant
F is the maximum electric field at the tunneling junction
Equation 10.1 derived by WKB approximation works properly in direct 
bandgap semiconductors, such as indium arsenide (InAs), and has limited 
accuracy for silicon and Ge structures or when quantum effects and phonon-
assisted tunneling become dominant [50]. However, it has been successfully 
applied for all TFET devices.
Equation 10.1 is a general expression for interband tunneling transmission 
and can be modified appropriately for tunneling mechanism in TFETs. In 
Figure 10.3b, it is shown that the height and the width of the triangular poten-
tial barrier are ΔΦ + Eg and λ, respectively. The magnitude of F corresponds 
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to the slope of the energy bands, so that qF = (ΔΦ + Eg)/λ. Therefore, the 
























ΔΦ is the energy range over which the tunneling can take place
λ is the screening length shown in Figure 10.3
There are four important conditions to trigger interband tunneling: avail-
able states to tunnel from, available states to tunnel to, a sufficiently narrow 
energy barrier for tunneling to occur, and conservation of momentum [48]. 
For interband tunneling in an indirect band gap semiconductor such as sili-
con, crystal phonons are necessary to conserve momentum. Therefore, Eg in 






























p+ Source n+ Draini-Silicon
FIGURE 10.3
Interband tunneling mechanism in a TFET: (a) energy band diagram along the length of the 
p-i-n TFET in the on-state (solid lines) and off-state (broken lines). In the off-state, no empty 
states are available in the channel for tunneling from the source, so the off current is very 
low; increasing Vg pulls the conduction band energy of the channel below the valence band 
energy of the source so that interband tunneling can occur. This switches the device to the on-
state in which electrons in the energy window, ΔΦ, can tunnel from the source valence band 
into the channel conduction band; (b) expanded schematic of the source-channel tunneling 
region showing the WKB approximation of the triangular potential barrier; λ is the screen-
ing tunneling length; ΔΦ is the window of tunneling; Ecn and Ecp represent the conduction 
band energies of the n-type and p-type semiconductors, respectively; Evn and Evp represent the 
valence band energies of n-type and p-type semiconductors, respectively; Efn and Efp are the 
quasi-Fermi potentials of the n-type and p-type regions under the applied bias; and Eg is the 
energy gap; and Ecc and Evc are the conduction band and valence band energy of the channel, 
respectively.
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energy and the effective mass m* must then be changed to reduce effective 
mass mr* in the tunneling direction for accurate prediction of tunneling current 
in the indirect semiconductors.
In Equation 10.2, λ describes the spatial extent of the transition region at 
the source-channel interface as shown in Figure  10.3 and depends on the 
biasing condition and device dimension. λ is also known as the screening 
length, natural length, and Debye length that physically refers to the spatial 
extent of the electric field or the length over which an electric charge has an 
influence before being screened out by the opposite charges around it [52]. 







t t  (10.3)
where:
εsi and tsi are the dielectric permittivity and thickness of silicon (or semicon-
ductor material), respectively
εox and tox are the dielectric permittivity and thickness of the gate dielectric
For a single-gate device, the parameter ag  =  1, whereas for a double gate, 
ag = 2 [53]. Although, Equation 10.3 is derived to describe the conventional 
MOSFET behavior, it has been shown to be applicable for TFETs with appro-
priate use of the material parameters [51].
Using Equation 10.2 for T(E), the drain current in a TFET device under high 
Vgs and Vds is given by











fs(E) and fd(E) are the source- and drain-side Fermi-Dirac distributions 
(Equation 2.3)
NS and ND are the corresponding density of states
A is the area of the device
For a p-i-n TFET band structure (Figure 10.3b), the integral ranges from Ecc 
(channel conduction band) to Evp (source valence band) represent the range 
of energies over which tunneling takes place. Note that Equation 10.4 is simi-
lar to the conventional tunnel diode equation [48]. This is justified for TFETs 
since the channel quasi-Fermi level is in equilibrium with the drain Fermi 
level at high Vgs and Vds.
One of the challenges in TFETs is to achieve high on current Ion (at Vgs = Vds) 
that depends on T(E) as given in Equation 10.4. From Equation 10.1, we 
notice that T(E) can be increased by increasing the electric field F (which is 
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proportional to (ΔΦ + Eg)/λ) along the channel. Higher F can be achieved by 
different ways: (1) thinner tox or higher dielectric constant (high-k) gate oxide; 
(2) low Eg channel materials such as silicon germanium (SiGe) or Ge [54,55] 
or a thin layer of SiGe material between the source and the channel [56]; and 
(3) light-mr* materials for source-channel junction. Low Eg channel materials 
increase Ioff of TFETs and, therefore, require device optimization.
10.3.3 Device Characteristics
Let us consider a p-i-n structure for an nTFET device operation as shown in 
Figure 10.3. Figure 10.3a shows the off-state of the device with zero bias and 
on-state with Vgs > 0 and Vds > 0. In the TFET off-state (broken line curve in 
Figure 10.3a), the conduction band edge of the channel is located above the 
valence band edge of the source, so interband tunneling is suppressed, lead-
ing to a very small off-state current (Ioff) that is dictated by the reverse-biased 
p-i-n diode. The application of a Vgs > 0 pulls the energy bands down (solid 
line curve in Figure 10.3a). As soon as the channel conduction band is pulled 
below the source valence band, electrons from the source valence band can 
tunnel into the empty states of the channel conduction band. However, only 
the electrons within the energy window ΔΦ can tunnel into the channel as 
shown in Figure 10.3a since the electrons from the high-energy (E > kT) tail of 
the Fermi distribution fs(E) are effectively cut off by the bandgap in the source 
as shown in Figure 10.4 and do not participate in the transport process [51].
To illustrate the interband tunneling from the degenerately doped p+ source 
of the p-i-n structure, only source-channel junction along with the Fermi 
(a) (b)
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Energy band diagram of the source-channel p-i-n TFET device along the length of the device: (a) 
interband tunneling of carriers from the low energy (E < kT) regimes of the source Fermi dis-
tribution fs(E) and (b) expanded Fermi distribution of the source region at room temperature.
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distribution function fs(E) of the source electrons is shown in Figure  10.4a, 
whereas Figure 10.4b shows the expanded fs(E) versus E distribution. Since the 
 electrons with E > kT of fs(E) are effectively filtered out from tunneling as shown 
in Figure 10.4, the current transport in TFETs is a sub-kT process. Thus, it can be 
considered that the electronic system is effectively cooled down acting as a con-
ventional MOSFET at a lower temperature. Thus, in a TFET, primarily the cold 
carriers participate in the transport process, resulting in a subthreshold slope of 
less than 60 mV per decade. Note that in MOSFETs the subthreshold conduc-
tion is limited by Boltzmann distribution with higher-kT process (Chapters 4 
and 5), thus limiting S to 60 mV per decade of current at room temperature.
The interband tunneling process in a TFET shown in Figure 10.4 is similar 
to a band-pass filter action wherein the high energy carriers are filtered out. 
This filtering function enables to achieve an S of below 60 mV per decade of 
current for TFETs. However, the channel conduction band Ecc can be pulled 
up or down by a small change in Vgs, that is, the tunneling width can be 
effectively changed by Vgs [38,49]. As a result, the value of S in a TFET is not a 
constant and depends on Vgs increasing with the increasing Vgs.
The above described physical mechanism of electron transport can be used 
to plot the transfer characteristics (Ids − Vgs) of TFET devices. Again, let us 
consider a p-i-n TFET structure shown in Figure 10.5. As Vgs increases from 
Vgs = 0 to a certain trigger point, Vgs = Voff at which the channel conduction 
band edge Ecc is pulled down to align with the source valence band edge, 
Evp ≈ Efp; only the leakage current Ioff of the p-i-n junction flows through the 
device as shown in Figure 10.5b. As Vgs increases above Voff, the overlap 
























p+ Source n+ Draini-Silicon
Vd
FIGURE 10.5
Current transport in a p-i-n TFET operation: (a) energy band diagram along the length of the 
nTFET in the on and off-states and (b) Ids versus Vgs characteristics.
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and the drain current Ids increases. Since the Fermi tail of fs(E) is cut off from 
the tunneling window, only the electrons with E < kT contribute to current 
transport, resulting in a sharp increase in Ids with steep slope as shown in 
Figure 10.5b. On further increase of Vgs to the target supply voltage, the tun-
neling window reaches the corresponding final width ΔΦ and the sub-kT 
electrons tunnel from the source to the channel. The tunneled electrons are 
then transported to the drain by supply voltage, Vds, generating a steady flow 
of Ids in the device as shown in Figure 10.5b.
In TFETs, Ioff is low due to the filtering of electrons from the high energy 
Fermi tail. The value can be further reduced by widening the tunneling bar-
rier at drain junction [4,16,57].
10.3.4 Subthreshold Swing
In Chapter 4, we have shown that S for a MOSFET device is defined by 
S d I dVds gs= ( )−log 1 in units of mV per (decade Ids). For the TFETs, the tunnel current can be described approximately by [48]











a and b are the coefficients that depend on the material properties of the 
tunnel junction and the cross-sectional area of the device
Veff and F are the effective reverse bias and electric field at the tunnel junc-
tion, respectively

































The derivative of Ids expression given in Equation 10.5 can be used to obtain 






























Equation 10.7 shows that S for TFETs depends on two terms that are not explic-
itly limited by kT/q unlike in MOSFETs. It is observed from Equation 10.7 that 
low S can be achieved by maximizing the two terms in the denominator. First of 
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all, if we optimize the device in such a way so that dVeff/dVgs ≈ 1, then the first 
term in the denominator of Equation 10.7 is inversely related to Vgs. Under this 
condition, S will decrease with decreasing Vgs. This can be achieved by TFET 
gate engineering so that Vgs directly controls the tunnel junction bias or band 
overlap ΔΦ, that is, gate has strong electrostatic control. The efficient gate elec-
trostatics can be realized using a thin high-k gate dielectric and an ultrathin 
body channel region. Secondly, S can also be minimized by maximizing the 
second term in the denominator of Equation 10.7. This occurs when the gate is 
placed to align the applied field with the internal field of the tunnel junction so 
that the gate field adds to the internal field to increase the tunneling probability.
From the discussion of Equation 10.7, it is clear that S is a function of Vgs in 
sharp contrast to the conventional MOSFETs. This means that log(Ids) − Vgs 
plot in the subthreshold region is not a straight line and S does not have a 
unique value as shown in Figure 10.5b. The value of S is lowest at the low-
est Vgs, and increases as Vgs increases. Due to the changing values of S along 
Ids − Vgs curve it is useful to clearly define it for device characterization.
Several definitions have been used for TFET S [16,57,58]. The most commonly 
used method is to take the tangential inverse slope of Ids  −  Vgs curve at the 
steepest part of the characteristic called the point swing as shown in Figure 10.6. 
Bhuwalka et al. [58] and Boucart and Ionescu [57] have defined subthreshold 









( )log /  (10.8)
where:
Vth is the threshold voltage










Subthreshold swing defined as a point swing is obtained at the steepest point of the Ids − Vgs 
curve and an average swing is defined as the average from turn-on to threshold voltage.
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To use Savg, it is important to use the appropriate value of Vth for accurate 
modeling of TFET device and circuit performance [59,60].
Another definition for S has been used to account for the voltage scaling 
attribute of low-S devices [16]. In this method, Vth is defined at Vth = Vdd/2; 
then the corresponding current Ith = Ids(Vgs = Vdd/2), where Vdd is the target 
supply voltage. In this definition, it is assumed that Voff = 0 so that Ioff = Ids at 







−( )2 log  (10.9)
The basic DC performance of TFETs is characterized by specifying Ion, Vdd, 
and S. The TFET devices offer current gain, voltage gain, and input–output 
isolation, and have the basic attributes required for a complementary logic 
technology in a Boolean logic architecture. The current saturates with the 
saturation set by the source injection. Due to the ambipolarity, the nTFET and 
pTFET devices can be designed to produce equal currents by using the same tunnel 
junction, that is, equal gate widths offer equal Ion and symmetric layouts are possible. 
Since the Fermi tail is cut off by the bandgap, the S is not limited to 60 mV per 
decade and Ioff can be significantly lower than that of MOSFETs.
The scaling rule for TFETs is different from that of the MOSFETs in which 
many parameters must be scaled simultaneously to keep the same electric 
field throughout the device [61]. In a TFET, the high electric fields exist only 
at the junctions. The current is determined by λ so that the device char-
acteristics is independent of the length L of the intrinsic channel region 
for L > Lcrit (~20 nm for silicon TFETs) [61,62]. For L > Lcrit the p-i-n leakage 
becomes predominant. Thus, TFETs have a great potential to be devices for 
beyond-CMOS technology.
10.4 TFET Design Considerations
Typically, all-silicon TFET devices offer the lowest Ioff and S, however, very 
low Ion; for example, for an nTFET Ioff < 100 fA μm−1, S < 44 mV per decade of 
Ids, and Ion < 0.1 μA μm−1 [63]. Thus, the primary objective of TFET optimiza-
tion is to achieve the highest possible Ion along with the lowest S over many 
orders of magnitude of Ids and lowest possible Ioff. To outperform CMOS tran-
sistors, the target parameters for TFETs are: Ion in the range of hundreds of 
mA; Savg << 60 mV per decade for five decades of current at T = 300 K; Ion/
Ioff > 1 × 105; and Vdd < 0.5 V. Since S decreases with Vgs [63], TFETs are  targeted 
and optimized for low-voltage operation.
Equations 10.4 and 10.7 show that the tunneling current and S depend on 
the tunneling probability T(E) of the source-channel junction. Therefore, in 
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order to realize a high Ion and a steep slope, T(E) of the source tunneling bar-
rier should be close to unity for a small change in Vg. From Equation 10.2, it 
is found that T(E) depends on λ, Eg, and m*. Thus, high barrier transparency 
(i.e., T(E) ~ 1) can be achieved by minimizing Eg, m*, and λ. Now, Eg and m* 
depend on the materials of the TFET device structure, whereas λ depends 
on the device architecture including geometry, doping profiles, and gate 
capacitance [16,64,65]. Therefore, the performance of TFETs can be improved by 
device architecture and energy band engineering, that is, using low-Eg and low-
mr* materials for forming the tunnel junction.
One way to improve TFET device performance by device architecture is to 
minimize λ. A small λ offers a strong modulation of the channel energy bands 
by the gate. This small value of λ, can be achieved by using a high-κ gate dielec-
tric [57] with manufacturable ultrathin equivalent oxide thickness, ultrathin 
body [49,64], and degenerately doped abrupt doping profile of the tunnel junc-
tion [65,66]. Another technique to improve Ion by device architecture is to max-
imize the gate modulation of the tunneling barrier width by an appropriate 
alignment of the tunneling path with the direction of the electric field modu-
lated by the gate. By overlapping the gate with the tunneling region, or design-
ing a source region covered with an epitaxial i-channel layer under the top gate, 
Ion can be improved by a factor of more than 10 along with a low Savg [19,67–69].
In addition to optimizing TFET device structure to improve device perfor-
mance, the improvement in Ion and S can be achieved by band engineering, that 
is, use low-Eg and low-effective mass mr* materials to increase interband tun-
neling. This is achieved by heterostructure TFETs with different source materi-
als with respect to the channel and drain, creating staggered bandgap structures. 
Device optimization should apply to both n- and p-type TFETs simultaneously, 
to offer a complementary TFET (CTFET) technology for logic circuits.
In heterostructure TFETs, a low Eg source material is used to reduce the 
width of the energy barrier at the source junction in the on-state, whereas 
a large Eg drain material is used to create the largest possible width of the 
energy barrier at the drain junction in the off-state to keep a low Ioff. The device 
performance depends on the band’s lineup with each other at the heterojunc-
tion [5,70,71]. The reported data show that a combination of steep S and high 
Ion can be achieved with moderate doping and a staggered band lineup [72,73].
In a reported theoretical study on staggered bandgap structures, the CTFET 
devices have been optimized by changing the source material from silicon to 
low Eg materials Ge and InAs for nTFETs and pTFETs, respectively [63]. The 
numerical simulation data on 50 nm silicon channel length of Ge-source nTFETs 
and InAs-source pTFETs show an improvement of Ion by a factor of 480 and 162, 
respectively, at Vds = Vgs = 1 V over the identically designed all-silicon TFETs. 
For example, the simulated Ge-source nTFETs and InAs-source pTFETs show 
Ion of 244 μA µm−1 and 83 mA µm−1, respectively, with much lower Ion/Ioff than 
the comparable CMOS devices and S ~ 60 mV per decade of Ids [63]. Thus, the 
heterostructure TFETs have a great potential to meet the target performance 
objectives of CTFET technology operating at Vdd << 0.5 V [70,71,74,75].
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As discussed earlier, though all-silicon TFETs offer very low Ion than the 
conventional MOSFETs, they have shown lowest Ioff with a small S. The cur-
rent drivability in all-silicon TFETs can be improved by using high-k gate 
dielectric, abrupt doping profile at the tunnel junction, a thinner body, higher 
source doping, a double gate, a gate oxide aligned with the intrinsic region, 
and a shorter i-region (and gate length) [41,76–78]. A recent study on sub-60 
nm all-silicon TFET devices shows Ion ~ 100 μA μm−1 [79].
In order to improve Ion by low mr* materials tunneling junction, III–V 
semiconductor-based TFETs are used in energy band engineering. The group 
III–V materials provide small tunneling mass as well as different band-edge 
alignments. Early experimental data on homojunction InGaAs p-i-n TFETs 
show higher Ion at a lower Vgs than all-silicon TFETs. [80,81]. Though the 
reported S is high, it is still above the thermal limit of MOSFETs [82]. The 
effective Eg can be further reduced by using III–V material-based hetrostruc-
tures with enhanced device performance compared to the homojunctions 
[70–72,83–85]. In this context, the tunneling barrier can be reduced by using 
InAs and GaAsSb for the source with AlGaSb and InGaAs for the channel.
The nanowire TFETs show a great potential for CTFET technology to 
mitigate the risk of lattice mismatch and defective material growth in InAs 
source and silicon channel pTFETs [70,86,87]. Experimental data on InAs-
silicon Esaki tunnel diodes show high tunneling current and well-defined 
abrupt silicon-InAs heterojunction [87,88]. The vertical nanowire TFETs with 
gate-all-around device architecture offers an optimal geometry for minimiz-
ing λ and best electrostatic control [89]. The fabricated vertical n-i-p InAs–Si–
Si nanowire heterojunction TFETs with InAs as a low Eg source [90] show a 
great promise for nanowire CTFETs.
CNT and graphene nanoribbons (GNR) are excellent choices for TFETs in 
terms of device architecture and energy band engineering due to the light mr* 
of their charge carriers, low and direct bandgap, and excellent electrostatic 
control of the gate over the ultrathin body channel. The ongoing theoretical 
and limited experimental studies show a great potential for carbon-based 
TFETs [6,51,91–93]. However, for the practical implementation of GNR-TFETs, 
a number of issues must be addressed including the influence of line edge 
roughness on the bandgap and transport properties and their effects on 
TFET device performance [94,95].
10.5 Compact TFET Models
From the discussions in Sections 10.3 and 10.4, it is found that CTFET tech-
nology is a viable candidate for beyond-CMOS technology due to its steep-
slope complementary devices with S < 60 mV per decade at low Vgs, enabling 
supply voltage scaling nearing 0.1  V [67]. For concurrent development of 
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CTFET technology and TFET-based IC chips, there has been a tremendous 
interest in TFET-based exploratory novel circuit design [96,97]. However, 
due to the lack of available compact TFET models for circuit CAD, lookup 
tables or behavioral models are used for circuit analysis [98,99]. Recently, 
a number of current and capacitance models for TFET devices have been 
reported [100–107]. These reports include device models for multigate 
TFETs [100,104,106,107] as well as for heterojunction nanowire TFETs. 
Recently, Zhang et al. [103,107] reported a workable compact model and 
coded it with Verilog-A for public use. However, a general-purpose com-
pact TFET model for circuit simulation is not yet available. Therefore, the 
underlying physical concepts to develop compact TFET models are pre-
sented in this section.
10.5.1 Threshold Voltage Model
Let us consider a p-i-n TFET device structure on an SOI substrate with heav-
ily doped p+ source, intrinsic channel, and n+ drain regions as shown in 
Figure 10.7a. The energy band diagram at the source-channel tunnel junction 
of the device in the on-state is shown in Figure 10.7b. Since the p+ source 
region is degenerately doped, the Fermi level Efp of the source-side tunneling 


























Threshold voltage modeling for TFETs: (a) 2D cross section of an ideal single gate p–i–n TFET 
device structure with a p+ source, an i-silicon channel, and an n+ drain regions on an SOI 
substrate; tox and tsi are the gate oxide thickness and body thickness, respectively; Vs, Vg, and 
Vd are the source, gate, and drain voltages, respectively and (b) energy band diagram of the 
source-channel junction along the length of the device at the threshold condition (broken lines) 
and on-state (solid lines).
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Now, we define the threshold voltage Vth of TFETs as the gate voltage Vgs at 
which the interband tunneling sets in at the source-channel junction [106]. 
In other words, Vth is the value of the Vgs at which the Fermi energy level Efp 
in the p+ source region aligns with the conduction band energy level Ecc in 
the channel as shown in Figure 10.7b. Considering the i-channel region as 
a conventional long channel MOSFET device, an inversion layer is formed at 
Vgs = Vth0, where Vth0 is the long channel threshold voltage of the i-channel 
MOSFET is given by (Equation 4.13)
 V Vth fb B B0 2 2= + +φ γ φ  (10.10)
where:
γ ε= 2 0K qN Csi b ox and is defined in Equation 4.11
Vfb is the flat band voltage
Cox is the oxide capacitance
Nb is the carrier concentration in the i-channel region
φB kT b iv N n= ( )ln /  is the bulk potential defined in Equation 3.35
For an nTFET device with p+ source (electrons are minority carriers), the 
injected number of minority carrier electrons from the source is insufficient 
to maintain the channel inversion layer. Therefore, the MOSFET device is 
in the off-state at Vgs = Vth0. If we further increase the Vgs beyond Vth0, the 
channel-side conduction band Ecc is pulled below the source-side valence 
band Evp and the tunneling window ΔΦ is opened as shown in Figure 10.7b, 
causing current flow.
We know that the Fermi level of the i-channel region is at the center of 
the bandgap (Eg/2), and for the degenerately doped p+ source region, we 
can assume Evp ≈ Efs. Then at Vgs = Vth when the channel Ecc is aligned with 
source Evp = Efp, the energy required to pull down Ecc from Vgs = 0 to Vgs = Vth 
is about Eg/2. Therefore, the simplified expression for the threshold voltage 
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φ γ φ  (10.11)
The same expression can be used for n-i-p structure with appropriate sign 
convention for the i-region pMOSFET biasing condition. An expression for 
Vth for short channel TFET devices has also been reported to model Vth roll-
off [106]. However, experimental data show that the TFET device charac-
teristics are independent of the length L of the intrinsic channel region for 
L > Lcrit (~20 nm for silicon TFETs) [61,62]. Therefore, Equation 10.11 is valid for 
threshold voltage modeling in most TFET devices. However, for L < Lcrit the 
p-i-n diode leakage current influences Vth, and therefore, appropriate channel 
length dependence in Vth must be used to account for the leakage currents in 
the short channel devices with L < 20 nm.
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10.5.2 Drain Current Model
In order to develop a TFET Ids model, we consider a TFET as a combina-
tion of an ideal tunnel diode in series with a drain-MOSFET device as shown 
in Figure 10.8. Therefore, the interband tunneling and drift-diffusion transport 
mechanisms must be considered in modeling Ids for TFETs. Numerical sim-
ulation results show that the relatively large channel resistance due to the 
drift-diffusion causes additional potential drop and stronger lateral electric 
field in the channel, resulting in mobility (μ) and Ion degradation [107]. Thus, 
the modeling of channel transport in TFETs is important along with the 
interband tunneling. However, since the interband tunneling and channel 
transport mechanisms are coupled, the modeling of TFETs with two coupled 
transports increases the complexity of device modeling. Therefore, for the 
simplicity of compact TFET modeling, two separate Ids models can be devel-
oped: (1) an ideal Ids equation considering only the tunneling probability of 
the junction without the channel transport and (2) a second Ids equation con-
sidering only the drift-diffusion transport in the channel-MOSFET. However, 
only the ideal current model can be accurately used for low-current drivabil-
ity TFETs, whereas for high-current drivability devices, both the ideal and 




























Schematics of a DG-nTFET for drain current modeling: (a) device structure with channel division 
in regions I, II, and III for current transports and (b) equivalent circuit representation of an 
ideal tunnel diode. L1, L2 are the length of the region I and II, respectively; Vint is the internal 
node; L is the channel length of the device; Vint = Vds for ideal current model and Vint < Vds for 
channel transport.
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10.5.2.1 Ideal Drain Current Model
In the present state-of-the-art silicon TFETs with low-drive current, the channel 
transport is insignificant due to the comparatively large tunnel-junction resis-
tance. Thus, for the simplicity of modeling TFETs, the channel transport can be 
neglected to develop an ideal TFET model by zero field approximation along the 
channel [105,107].
Let us consider a DG-nTFET shown in Figure 10.8a to illustrate the compact 
modeling techniques in TFETs. In order to derive Ids model for DG-TFETs, 
the entire device is divided into three regions as shown in Figure  10.8a: 
the source junction region (I), channel junction region (II), and the chan-
nel transport region (III) [105,107]. With the zero field approximation, the 
quasi-Fermi potential at the boundary of regions II and III is equal to Vds, 
and therefore, the channel transports can be neglected to develop an ideal Ids 
model. Though a gradient of the electrostatic potential exists in region III, the 
quasi-Fermi potential at the internal node Vint is smaller than Vds. In principle, 
Vint can be determined by ensuring current continuity between the quantum 
tunneling current and the drift-diffusion current.
In order to develop an ideal Ids model without the channel transport, elec-
trostatic potentials in TFETs are solved to derive the expression for tunneling 
current. The charges in region III are considered to model the exponential 
dependence of the output characteristics and the terminal capacitance proper-
ties of TFETs [105,107]. The potential solutions together with the zero electric 
field approximation in region III form the boundary conditions for region II.
In order to include the possible channel charge degenerations, the surface 
potential in region III is obtained by solving 1D Poisson’s equation using 
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where:
q is the electron charge
u is the normalized potential by vkT
vch(y) is the normalized quasi-Fermi channel potential at any point y along 
the channel
ni is the intrinsic carrier concentration
Eg is the material bandgap
εsi is the dielectric constant of region III
F1/2 is the Fermi integral of the order 1/2
By integrating once, the vertical electric field at the surface is obtained as a 
function of the normalized surface potential us and center potential u0, gate 
dielectric thickness tox, gate capacitance Cox = εox/tox, and F3/2 the Fermi inte-
gral of the order 3/2







































The gate control equation is derived using Equation 10.13 as












The relationship between the surface potential (us) and center potential 
(u0) in region III required to solve Equation 10.14 is obtained by numerical 
device simulation using surface potentials of DG-MOSFET [110] as the ini-
tial guess for u0 [105,107]. With the surface potential (fs3(y)) solution at any 
point y along the channel in region III, the expressions for the electrostatic 
potentials fs1(y) and fs2(y) at any point y in regions I and II, respectively, are 
derived. It is shown that fs1(y) is a function of the effective source doping 
Nseff and L1; fs2(y) depends on Vgs, work function difference between the gate 
and p-doped source Vfbs, the work function difference between the gate and 
undoped channel Vfbc, built-in potential Vbi,s of the source-channel junction, 
natural length of region II λII, and L2; and fs3(y) depends on Vbi,s and us [107].
The lenghts L1 and L2 are determined by matching the boundary condi-
tions of regions I and II [105,107]. A tunneling distance WT for any given 
energy level in the interband tunneling window (overlap between Ecc in 
region II and Evp in region I) is found by deriving the classical turning points 
xc in region II and xv in region I from the derived surface potential profiles. 
Among all the tunneling paths, there exists a smallest tunneling distance 
WT,min with the largest tunneling probability, which will contribute to the 
peak generation rate of electrons at xc and holes at xv [111]. For interband tun-
neling in nTFETs at a certain potential level fI, WT is found from the turning 
point xc in region II (channel conduction band) and xv in region I (source 
valence band). Then the potential level fI,min corresponding to the maximum 
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where:
fdg = usvkT is the surface potential of the channel region (III) DG-MOSFET
Now, from Kane’s BTBT model [112], the expression for the tunneling prob-


























= 1  (10.18)
The peak electron generation rate is calculated by substituting Equation 10.18 
















A and B are two parameters of the Kane’s model [48,112]
Again, from Kane’s model, we know that the generation rate of electrons 
decays exponentially with increasing tunneling distances. Therefore, the 
total tunneling current is obtained by integrating Equation 10.17 over the 
tunneling space dΩtun and is given by
 I q G dds T tun= ∫ Ω  (10.20)
To derive a closed-form solution of the above spatial integral of genera-
tion rates, a linearly changing tunnel distance is assumed [103]. Again, by 
assuming that the tunneling current is uniform across the channel thickness 





















W is the channel width of TFETs
Equation 10.21 represents a simplified Ids model for TFETs. However, it 
yields an unphysical nonzero current even at equilibrium states of TFETs. 
364 Compact Models for Integrated Circuit Design
Therefore, for physically acceptable simulation results, a correction factor is 






















fn is an empirical fitting parameter





















Equation 10.23 is the ideal Ids model for TFETs with GT,max and ffermi given 
by Equations 10.19 and 10.22, respectively. The ideal Ids is characterized by 
three model parameters, A, B, and fn. When the potential fI,min given by 
Equation 10.15 is larger than the bandgap potential, the interband tunneling 
window is created and a tunneling current is observed. It can be shown that 
the bias-dependent S in TFETs is mainly determined by the Vgs-dependent 
tunneling distance given by Equation 10.16. The ideal Ids model is valid in the 
operation regions with large Vgs due to the inclusion of channel charge in the 
surface potential model. Note that the Ids expression in Equation 10.23 does 
not include channel length L. This is justified for L > 20 nm since the leakage 
current dominates in TFET devices with L < 20 nm as discussed earlier.
10.5.2.2 Modeling the Channel Transports Using Drain MOSFET
In contrast to low current drivability all-silicon TFETs (e.g., << 100 μA μm−1), 
the III–V compound-based TFETs and heterojunction TFETs offer signifi-
cantly high drive current (e.g., hundreds of μA μm−1) [114]. In these devices, 
the resistance of the tunneling junction is comparable to the resistance of the 
channel region, and therefore, the drift-diffusion channel transport directly 
affects the device characteristics. Thus, for accurate modeling of high perfor-
mance TFET devices, it is necessary to include the effect of channel transport 
in compact TFET modeling.
In order to model TFETs with coupled transports, a TFET device can be 
represented by an ideal TFET in series with a drift-diffusion MOSFET at 
the drain side of the device as shown in Figure 10.9. In this representation, a 
TFET includes two components that are coupled by the internal node with 
potential Vint. Thus, Vint = Vd for the ideal TFET and Vint = Vs for the drift-
diffusion MOSFET of the DG-TFET device. At any applied biasing condition, 
Vgs is shared by both devices; however, the quasi-Fermi level Vint and/or elec-
trostatic potential at the internal node is determined by setting the tunneling 
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and drift-diffusion currents at the same value. From the discussion in the 
previous section we know that the tunneling current is a function of the sur-
face potential in TFET region III and depends on its drain voltage (Vd = Vint) 
as shown in Figure 10.9. Similarly, the drift-diffusion current in a MOSFET 
depends on its source voltage (Vs = Vint). Thus, the current continuity at Vint 
can be achieved by iterations in a circuit CAD tool (e.g., SPICE).
The zero field approximation at Vint leading to Vint  =  Vd simplifies the 
derivation of Ids model as discussed in Section 10.5.2.1. However, Vint = Vd 
assumption is physically invalid for modeling Ids if the channel transport is 
considered. In this case, Vint is not uniquely defined since both the potential 
and the electric field are floating and a simple solution for Poisson’s equation 
does not exist. Therefore, a virtual node method is used for modeling Ids [107]. 
In this technique, a zero field is assumed to be still valid at Vint similar to the 
boundary condition used for the ideal TFET and a discontinuity in the lateral 
field is created keeping potential or quasi-Fermi level constant at the node. 
With this virtual node method, Equation 10.23 can be used as the component 
of the total Ids due to the ideal TFET device shown in Figure 10.9 with its drain 
voltage as Vdi. Again, Vdi is a variable and is determined by current continuity 
at the internal node.
For any given biasing condition, the applied voltages Vg, Vs, and Vd and the 
pre-assumed quasi-Fermi potential at the internal node Vdi, the potentials at 
the internal node fint and at the drain side fd are both derived from Equations 
10.12 to 10.14 with the quasi-Fermi levels as Vdi and Vd. Note that for the 
MOSFET element of the device fint and Vdi are the surface potential and bias 
at the virtual source terminal, respectively. Then the electron charge densi-
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Schematic representation of a DG-TFET with coupled transports: The device is modeled by an 
ideal TFET in series with a MOSFET at the drain end of the device for modeling the channel 
transport; the internal node Vint is common to both TFET and the MOSFET and determined by 
current continuity at the node.
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Finally, the MOSFET current is simply calculated by summarizing the drift 



















μ is the electron mobility
Ldg is the effective channel length of the MOSFET given by
 L L Ldg g= − 2  (10.26)
Ldg depends on the external bias through L2 [105,107].
Equations 10.23 and 10.25 constitute the total drain current in a DG-TFET 
to model both the interband tunneling and drift-diffusion transport. The 
values of quasi-Fermi level Vdi and the potential at the internal node fint are 
determined iteratively to set the ideal TFET Ids in Equation 10.23 equal to the 
drift-diffusion Ids in Equation 10.25. However, a correction factor is needed 
for accurate modeling of channel transport in TFETs [107].
The complete set of model parameters including channel transport models 
in TFETs is given by {μ, A, B, fn}. A simple parameter extraction routine is used 
to extract the model parameters. The parameters, A and B, are optimized to 
fit the I–V characteristics in the subthreshold region of TFETs by setting a 
large value for μ. Then, μ is optimized to fit the I–V characteristics in the 
high Vgs region. The parameters A and μ determine the transition region of 
the transfer characteristics of TFET devices. Finally, A and B are reoptimized 
to fit the transconductance [107].
Though the drain-MOSFET method accurately models the effects of channel 
transport on TFET current and terminal charge characteristics, it requires addi-
tional iterative computations in circuit CAD and, therefore, is computationally 
inefficient compared to the ideal Ids model described in Section 10.5.2.1. Since 
the drift-diffusion channel transport does not affect the terminal charge signifi-
cantly, a computationally efficient simpler method can be used for modeling 
TFETs in circuit CAD as described in the following section [107].
10.5.2.3 Modeling the Channel Transports Using Source Resistance
The channel transport in TFETs can be modeled effectively by adding a 
source resistance (Rs) to the ideal TFET model as shown in Figure 10.10 [107]. 
Rs reduces both Vgs and Vds simultaneously, due to the similarity in the expo-
nential gate and drain control over the tunneling current and, therefore, 
effectively models the effects of channel transport in reducing the voltage 
drop over the tunnel junction. Since both Vgs and Vds are reduced simulta-
neously, the saturation drain voltage, Vdsat, of TFETs does not change. Rs is, 
purely, a fitting parameter and is extracted along with the model parameters 
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A, B, and fn of the ideal Ids model. Obviously, the accuracy of the method 
depends on the extraction of Rs.
The reported data show that the source-resistance method is computation-
ally efficient compared to the drain-MOSFET method and provides accept-
able simulation results for TFET devices [107].
10.6 Summary
This chapter introduces the emerging devices as the potential alternatives 
for beyond-CMOS devices. Among the emerging devices such as tunneling, 
impact ionization, ferroelectric dielectrics, and mechanical gate FETs, TFETs 
have recently been the subject of numerous investigations for a potential 
alternative to MOSFETs. Thus, in this chapter the fundamentals of TFETs are 
overviewed. First of all, the basic features of TFETs are discussed. Then the 
basic operating principle is presented to understand the basic mechanism of 
TFETs as the steep slope devices with S much lower than that of MOSFETs. 
Finally, the emerging compact TFET modeling techniques are presented.
Exercises
10.1 Consider an ideal all-silicon n-i-p TFET structure with n+ source, 
intrinsic-silicon channel, and p+ drain regions to explain the basic 












Schematic representation of a DG-TFET for coupled transports: The device is modeled by an 
ideal TFET in series with a source resistance, Rs; Rs is a fitting parameter to match the mea-
sured I–V characteristics of TFETs.
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 a. Draw the energy band diagrams with reference to the ideal 




 Clearly label all relevant parameters;
 b. Explain the operation of a pTFET device with reference to the 
band diagram for each of the biasing conditions in part (a).
10.2 Consider the ideal all-silicon n-i-p TFET structure described in 
exercise 10.1 to explain the interband tunneling mechanism in pTFET 
devices.
 a. Draw the energy band diagrams in the off-state with Vgs = 0 = Vds 
and on-state with biasing condition Vgs < 0 and Vds < 0 so that a 
tunneling window is created by overlapping bands at the source-
channel junction. Clearly label all relevant parameters.
 b. Explain the tunneling mechanism at the junction with reference 
to the band diagrams in part (a).
 c. Sketch the transfer characteristics (Ids − Vgs) of the device under 
the biasing conditions in part (a) with reference to the band dia-
grams in part (a) (similar to Figure 10.3); explain your plots.
10.3 Complete the mathematical steps to derive Equation 10.7 for sub-
threshold swing in TFET devices. Identify the critical parameters 
that can be used to optimize device performance for TFETs. Explain 
with examples how these parameters can be used to improve cur-
rent drivability in TFETs.
10.4 Compare the carrier transport mechanisms in TFETs and MOSFETs. 
Explain why TFETs can offer lower S (<60 mV per decade of drain 
current at room temperature) than that of MOSFETs using carrier 
injection process and carrier statistics in each device.
10.5 Consider an all silicon n-i-p TFET device. Draw the energy 
band diagrams.
 a. At the onset of threshold voltage.
 b. In the on-state.
  Clearly label all relevant parameters and explain the device 
operation.
10.6 The carrier transport and drive current in TFETs are independent 
of gate length, L (i.e., length of the channel region). However, for 
L < 20 nm, the p-i-n diode leakage current dominates increasing the 
overall current flow in the device. Describe a simple technique to 
model this additional current in short channel TFETs for circuit CAD.
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10.7 Write the complete coupled equations discussed in Section 10.5.2.2 
that you would solve to model channel transport in TFETs. What 
are the compact model parameters and describe the methodology 
to extract these parameters to build compact TFET model for circuit 
CAD.
10.8 Are TFETs viable devices for beyond-CMOS technology? Explain 




Bipolar Junction Transistor Compact Models
11.1 Introduction
As described in Chapters 4 and 5, the pn-junctions are integral part of a 
MOSFET (metal-oxide-semiconductor field-effect transistor) device structure 
as the source and drain regions. Under the appropriate biasing condition of 
a MOSFET device, the source of the source-substrate pn-junction provides a 
steady supply of mobile carriers to form a conducting channel from the source 
to drain and the drain of the drain-substrate pn-junction collects the mobile 
carriers generating drain current. Two back-to-back pn-junctions form a bipolar 
junction transistor (BJT). BJTs are very often used in VLSI (very-large-scale-
integrated) circuits. Therefore, a basic understanding of BJT modeling is neces-
sary for engineers and researchers involved in device modeling. In this chapter, 
we present the basic but widely used BJT compact models for circuit CAD.
BJTs are active three-terminal devices and were the main active elements 
for ICs (integrated circuits) in the 1960s [1,2]. The areas of applications of BJTs 
include amplifiers, switches, high-power circuits, and high-speed logic cir-
cuits for high-speed computers. After the invention of bipolar transistors in 
1947 [3], discrete BJTs were used to design circuits on printed circuit boards. 
In order to analyze the performance of BJTs, Ebers and Moll in 1954 reported 
a physics-based large signal BJT model, referred to as the Ebers–Moll or EM 
model [4]. The level 1 EM model, known as the EM1 model, is valid for the 
entire operating regime of BJTs from cutoff to active region. However, the 
application and accuracy of EM1 model are limited to evaluating the DC 
performance of the devices only due to several simplifying assumptions. In 
order to improve the modeling accuracy, EM1 model has been extended to 
EM2 and EM3 models for predicting the observed physical effects in BJTs 
including transient phenomena [5].
Though EM2 and EM3 models accurately predict most of the observed 
physical effects in BJTs, a more complete and unified physics-based BJT model 
was reported by Gummel and Poon in 1970 [6]. This model is known today 
as the Spice Gummel–Poon (SGP) model [7]. The SGP model uses an integrated 
charge control approach along with a very clear and standardized descrip-
tion of many observed effects in BJTs such as early effect [8], high current 
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roll-off [9], and carrier transit time [10]. Due to its simple yet  physical model 
 formulation, SGP model was the most popular BJT model until mid-1990s.
With the continued scaling of modern transistors, some second-order 
effects that are not considered by SGP model, such as substrate network, self-
heating effects, and avalanche effects, became more and more important for 
accurate modeling of BJT ICs. A number of advanced BJT models have been 
introduced to model emerging and second-order physical effects to provide 
more precise simulation results [11]. These models include Vertical Bipolar 
Inter Company model [12], Most Exquisite Transistor Model [13], and High 
Current Model [14]. However, the SGP BJT model continued to be used in 
circuit CAD because of its simplicity. Therefore, in this chapter only EM and 
SGP models are described to provide readers the basic idea of BJT modeling. 
In model derivations, the emphasis is placed on the understanding of the 
effect being modeled along with the explanation of the required parameters. 
Thus, in this chapter, we use a systematic methodology to derive SGP com-
pact BJT model, starting from the basic EM compact BJT model that provides 
an extremely useful understanding of the basic BJT operation.
11.2 Basic Features of BJTs
A silicon BJT structure is a sandwich of alternating type of doped silicon 
layers. Depending on the sequence of layers, two types of BJTs are manufac-
tured: npn and pnp. An npn-BJT is a sequence of n-p-n layers whereas a pnp-
BJT is a sequence of p-n-p layers. The npn-BJTs are most widely used in ICs 
with BJT technologies. Again, the sequence of layers may be used vertically 
to fabricate vertical BJTs or laterally referred to as the lateral BJTs. Figure 11.1 
shows the basic structure of a vertical npn-BJT.
As shown in Figure 11.1b, the basic structure includes a heavily doped n+ 
emitter (E), a lightly doped n-epitaxial layer, a p-type base (B), and a heavily 
doped n+ buried collector (C) on a p-type substrate. The p+ isolation regions are 
used to isolate the adjacent devices in an IC chip. Typically, the isolation regions 
are reverse-biased pn-junctions; however, in advanced BJTs, trench isolation is 
used to increase the packing density of IC chips. The intrinsic device consists of 
n-p-n vertical cross section as shown in Figure 11.1b. The one-dimensional (1D) 
doping profile along the cutline from the surface of the active device is shown 
in Figure 11.1c. Figure 11.2 shows a typical layout of an IC npn-BJT.
Figure 11.1c shows that the base region is nonuniformly doped. As a result, 
a built-in electric field is set up to establish an equilibrium between the mobile 
carriers attempt to diffuse away from the high concentration region and mobile 
carriers pulled by the electric field (drift) of the fixed ionized donors (Nd+) 
or acceptors (Na−) left behind by mobile carriers. The built-in electric field is 
obtained by setting: diffusion = drift (Equations 2.45 and 2.46).
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The basic BJT structure in Figure 11.1b shows that the BJTs also include a 
number of parasitic elements that must be accurately modeled in compact 
BJT models. The basic BJT structure has base resistance, rb, mainly from the 
base contact to active area,  a collector resistance, rc (predominantly due to 
n- epitaxial layer as shown in Figure 11.1c), and an emitter resistance, re (typically, 
negligibly small). The n+ emitter and p-base junction includes an emitter-base 
(EB) junction capacitance (CjE). The n− collector region adjacent to the base 
also includes a collector-base (CB) junction capacitance, CjC. The advantages of 
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Basic feature of an npn-BJT: (a) an ideal structure showing an n+ emitter (E), a p-base (B), and 
n-n+ collector (C) regions; (b) 2D-cross section of a typical vertical npn-BJT used in ICs and (c) 
1D doping profile along the cutline through the intrinsic device.
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voltage BVCB, and a decrease in the base-width modulation by the collector 
voltage at a cost of collector terminal series resistance RC.
11.3 Basic Operation of BJTs
In order to describe the basic operation of BJTs, let us consider the structure 
and biasing condition shown in Figure 11.3.
In a typical npn-BJT operation, an external potential, VBE (≈ 0.7 V), is applied 
across the EB-junction to forward bias it, as shown in Figure 11.3. Electrons 
are injected into the base by the emitter. (Also, holes are injected into the emitter 
but their numbers are much lower because of the relative values of Na and Nd.) If the 
effective base width WB << Ln (electron diffusion length) in the base, most of 
the injected electrons get into the collector without recombining. A few do 
recombine; the holes necessary for this are supplied as the base current, IB. The 
electrons reaching the collector are collected across the CB-junction depletion 
region (XdCB) under the reverse bias CB-junction, VBC, and generates collector 
current, IC. The carrier transport process is shown in Figure  11.4a and the 
circuit representation of an npn-BJT is shown in Figure 11.4b. In Figure 11.4, 
IE represents the emitter current. Conventionally, the current flowing into the 
device terminal is defined as positive.
Since most of the injected electrons reach the collector, only a few holes are 
injected into the emitter; therefore, IB << IC. As a result, the BJT device has a 
substantial current gain (IC/IB). Note that the built-in electric field across the base 

















Typical layout of a vertical npn-BJT device shown in Figure 11.1(b) used for fabrication in an 
IC chip. 
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11.4 Mode of Operations of BJTs
In order to develop compact BJT models for circuit CAD, let us define the 
operation regions of BJT devices. Depending on the biasing conditions, we 
can define four different modes of BJT operations as shown in Figure 11.5 for 
an npn-BJT device.
 1. Forward active or normal mode: EB-junction is forward biased; and 
CB-junction is reverse biased. In this case, the collector current 





















An npn-BJT operation: (a) carrier transport under the forward active mode of operation; the 
base-emitter junction is forward biased and base-collector junction is reverse biased and 









VBE ≈ 0.7 V
(Forward bias)










A typical biasing condition of an npn-BJT: the EB-junction is forward biased and CB-junction 
is reverse biased; WB is the effective width of the neutral base region; XjE and XjC are the EB 
and CB metallurgical junctions, respectively; and XdEB and XdCB are the EB and CB depletion 
regions, respectively. 
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 2. Reverse active mode: EB-junction is reverse biased and CB-junction is 
forward biased. In this case, the reverse current at emitter terminal 
IE = βRIB, where βR is the reverse current gain ≈ 1;
 3. Saturation: both EB- and CB-junctions are forward biased;
 4. Cutoff: both EB- and CB-junctions are reverse biased.
Similarly, we can define the different regions of a pnp-BJT operation by 
appropriately changing the sign of VBE and VCE.
Figure  11.6 shows the device characteristics of both npn- and pnp-BJTs 
showing different regions of operation. In order to analyze the device charac-
teristics in Figure 11.6, let us consider an npn-BJT in the normal active mode of 
















Collector current versus collector–emitter voltage with base current as the third parameter 
for both npn- and pnp-BJTs; plot shows all four regions of device operation, depending on the 










Four different regions of operation of an npn-BJT device depending on the biasing conditions: 
normal active, saturation, inverse active, and cutoff; where VBE and VBC are the EB-junction 
voltage and CB-junction voltage, respectively. 
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VCE = VBE − VBC. Therefore, at VCE = 0, and VBE ≥ fBE, VBE = VBC, where fBE is 
the built-in-potential of EB-junction (Equation 2.109). Under this condition, 
both the EB- and CB-junctions are forward biased, resulting in a decrease in 
the barrier height for electrons at both EB- and CB-junctions (Equation 2.100). 
Consequently, both emitter and collector junctions inject electrons into the 
base. Under this biasing condition, the electric field does not favor transport 
of electrons to the collector (or emitter) terminal and IC = 0 and the device 
is in saturation. Thus, for 0 ≤ VCE < VBE, the npn-BJT operates in the satura-
tion regime since both the EB- and CB-junctions are forward biased. As VCE 
increases from VCE = 0 due to the increasing collector supply voltage VCC, VBC 
gradually becomes less forward biased and the CB-junction barrier height 
gradually increases. Therefore, electron injection from the emitter to base 
dominates over that from the collector to base and IC increases with the 
increase in VCE as shown in Figure 11.6. At VCE = VBE (or, VBC = 0), the npn-
BJT is at the onset of transition from the saturation region to the normal active 
mode of operation, and for VCE  >  VBE, the npn-BJT operates in the normal 
active linear regime. Therefore, the loci of the point VCE = VBE on IC–VCE plot 
separates the saturation and linear regions of BJTs as shown in Figure 11.6.
Again, when VCE < 0, both the EB- and CB-junctions are reverse biased. This 
increases the potential barrier height of electrons for both the pn- junctions 
and there is no electron injection from the emitter or collector to the base 
region of the transistor resulting in IC ≈ 0. Under this condition, the device 
operates in the cutoff region as shown in Figure 11.6. Similarly, we can explain 
the pnp-BJT characteristics. Note the difference between the MOSFET and 
BJT linear and saturation region of operations (Section 4.4.4.1).
11.5 Compact BJT Model
In order to develop a complete BJT model for circuit CAD, we first develop 
the basic DC model using the Ebers–Moll formulation and then include the 
different parasitic elements of the BJT structure and physical effects.
11.5.1 Basic DC Model: EM1
In order to derive a basic BJT current model, let us consider an npn-BJT device 
shown in Figure 11.7. As seen from Figure 11.7, a BJT structure can be consid-
ered as two back-to-back pn-junctions. For the simplicity of basic model for-
mulation, we assume that all the parasitic elements such as series resistances 
and junction capacitances are negligibly small.
Now, let us assume that the npn-BJT is biased in the normal active mode of 
operation (VBE ≥ fBE and VBC < 0). Then when the EB pn-junction is forward 
biased, a forward current IF flows through the EB pn-junction and a current 
αFIF flows across the CB pn-junction, where αF is the forward current gain 
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given by IC/IE for VBE > 0. Similarly, for the reverse-biased CB pn-junction, a 
reverse current, IR, flows through the CB pn-junction and a current, αRIR, flows 
through the EB pn-junction, where αR is the reverse current gain and is given 
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The physical concept described in Figure  11.7 can be represented by an 
equivalent circuit shown in Figure 11.8.
Figure 11.8 represents the basic npn-BJT model for circuit CAD and is known 
as the basic Ebers–Moll or EM1 BJT model. From Figure 11.8 the terminal cur-
rents are given by








The basic Ebers–Moll model for an npn-BJT: the basic model is obtained by considering two back-






















An ideal npn-BJT structure used to derive the basic Ebers–Moll model: (a) the transistor 
 configuration with carrier injection due to the applied biases and (b) the npn-BJT structure 
represented by two back-to-back pn-junctions. 
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 I I IC F F R= −α  (11.3)
 I I I I I I IB F R R R F F F F R R= − + − = −( ) + −( )α α α α1 1  (11.4)
From Equation 2.119, we can write the expression for the forward electron 
current flow through the EB pn-junction as

















exp 1  (11.5)
and, the reverse electron current flow through the CB pn-junction as

















exp 1  (11.6)
where:
IES and ICS are the saturation currents of the EB and CB pn-junctions, 
respectively
VBE and VBC are the applied voltages at the EB and CB pn-junctions, 
respectively
Then from Equations 11.2 through 11.6, the terminal currents for an npn-BJT 









































































α exp exp1 1  (11.8)
From the reciprocity property αFIES = αRICS ≡ IS, where IS is the reverse satura-
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Again, using αF = IC/IE and αR = IE/IC, we can show that the forward current 



















From Equation 2.121, the temperature dependence of the saturation current 
IS at any ambient temperature T with respect to reference temperature TNOM 
is given by































Eg is the energy gap of the silicon substrate
The BJT current model obtained in Equations 11.9 and 11.10 are known as the 
injection version of EM1 model.
To further simplify the model, we define the reference current source ICC 
due to the forward injection at EB pn-junction by applied voltage VBE and 
source current IEC due to the reverse injection at CB pn-junction by applied 











































Using Equation 11.13, the model Equations 11.9 and 11.10 can be written as


















And, from Kirchhoff’s current law, the base current IB = −(IE + IC) is given by























Equations 11.14 through 11.16 present the npn-BJT terminal currents with ref-
erence to source currents ICC and IEC given by Equation 11.13. This is referred 
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to as the EM1 transport model and the corresponding equivalent circuit is 
shown in Figure 11.9.
We can further simplify the model by adding and subtracting ICC on the 
right-hand side of Equation 11.14 to get

















Similarly, by adding and subtracting IEC on the right-hand side of Equation 
11.15, we get

















where ICT = (ICC − IEC); in Equations 11.17 and 11.18, we have used Equation 11.11 
to replace αF and αR by βF and βR, respectively. Now, from Equation 11.13, the 
current source ICT can be expressed as












































Note that ICT models the current source in a BJT and describes the current flow 
through the device in the normal active model of operation. With reference to 
Equations 11.17 and 11.18, the equivalent circuit for the final version of EM1 
transport model defined as the nonlinear hybrid-π model is shown in Figure 11.10








































The transport version of the basic Ebers–Moll model for an npn-BJT; the model is derived with 
reference to source currents ICC and IEC. 
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The currents ICT, ICC, and IEC in the basic model (Equation 11.20) depend on 
IS that depends on ambient temperature TNOM and energy gap Eg, given by 
Equation 11.12. Thus, the EM1 transport model can be characterized by five 
model parameters: βF, βR, IS, TNOM, and Eg. The basic EM1 model can be used 
to analyze the performance of BJTs over the entire operating regimes at any 
temperature by five parameters only.
11.5.1.1 Linear Hybrid-π Small Signal Model
For small signal analysis, the total current (iC) and total BE-junction voltage 











ic and vbe are the small signal collector current and EB pn-junction voltage, 
respectively
The ratio of ic and vbe at a given DC bias point (VBE, IC) is defined as the trans-
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= = ∂
∂( ) ( ), ,
 (11.22)
The incremental change in iC  due to an increment in vBE  is represented by a 
voltage-controlled current source. From Equation 11.19, the collector current 











The nonlinear hybrid-π EM1 model for an npn-BJT; the model is derived with reference to the 
source current ICT. 







≅ exp  (11.23)















= =exp  (11.24)
The transconductance connects the BE-junction terminal potential with the 
collector current and is the central element in the small signal model. To 
establish a relation of the current source in small signal model, let us write 
the exact expression for the collector current as a function of BE-junction 
voltage
























exp exp  (11.25)
Since vbe << vkT, then by series expansion of Equation 11.25 and neglecting the 
higher order terms, we get























exp 1   (11.26)
From Equations 11.24 and 11.26, we get the expression for small signal current 
source as
 i g vc m be≅  (11.27)
Input resistance: In order to find the small signal resistor that models the 
incremental base current due to vbe, we define the small signal forward cur-










The small signal current gain may vary with the operating point; however, 
for the first-order analysis we assume the small signal current gain (βo) at Q 
is equal to the forward current gain given by Equation 11.28. Then the input 
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Applying the chain rule and substituting the small signal current gain from 

























where we identified the transconductance gm from Equation 11.22. Substituting 










β β= =  (11.31)
From Equation 11.31, it is obvious that the input resistance of BJTs is inversely 
proportional to the DC collector current IC and directly proportional to the 
small signal current gain βF.
Output resistance: In the normal active mode of operation, the CB-junction 
is reverse biased. Therefore, the output resistance of the reverse-biased pn-















go is the output conductance of the device
In EM1 BJT model, ro ≡ rμ is assumed to be extremely large, that is, open cir-
cuit. Therefore, the small signal equivalent circuit of the basic BJT model can 
be shown as in Figure 11.11
The basic EM1 model is fairly accurate only for modeling the DC char-
acteristics of BJTs at any ambient temperature, T. However, the model can-
not be used for transient analysis since in deriving the EM1 model we have 










Small signal model of an npn-BJT derived from the basic transport version of the model shown 
in Figure 11.10.
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the basic model by including the parasitic resistances and the capacitances to 
enable transient analysis and improve DC modeling accuracy. This updated 
EM1 model is often referred to as the EM2 BJT model and is described in the 
following section.
11.5.2 Enhancement of the Basic Model
11.5.2.1 Modeling Parasitic Circuit Elements
The basic BJT model is extended to improve DC modeling accuracy and 
enable transient simulation by including parasitic circuit elements in BJT 
modeling. The parasitic elements in BJTs include (1) the bulk-resistances 
r re b, ,  and rc of the neutral emitter, base, and collector regions, respectively; 
(2)  EB-junction diffusion capacitance CDE due to the diffusion of injected 
carriers from the emitter to the collector through the base and CB-junction 
diffusion capacitance CDC due to the diffusion of injected carriers from the 
collector to the emitter through the base; and (3) junction capacitances CjE, 
CjC, and Csub of the EB, CB, and collector-substrate pn-junctions, respectively. 
Different parasitic elements (except CDE and CDC) are shown in Figure 11.12a. 
























The equivalent circuit of an enhanced vertical npn-BJT model: (a) parasitic elements in the 
ideal BJT structure and (b) addition of parasitic resistors and capacitors in the basic model to 
improve the DC modeling accuracy and transient modeling capability; E′, B′, and C′ are the 
internal nodes of the emitter, base, and collector of the transistor, respectively; and Csub is the 
collector-substrate pn-junction capacitance of the vertical npn-BJT structure. 
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With the consideration of the bulk resistances, the internal and terminal 
voltages are different due to the ohmic drop across the neutral bulk regions. 
Thus, including the ohmic bulk-resistors to improve DC characteristics and 
capacitors to model the charge storage effects in the basic model, we get the 
equivalent circuit of the model shown in Figure 11.12b.
Figure 11.12b shows the equivalent circuit of a vertical npn-BJT model to 
include its intrinsic parasitic resistive and capacitive elements in the basic 
EM1 model block. Replacing the EM1 model block in Figure 11.12b by the 
equivalent circuit of EM1 transport model shown in Figure  11.10, we get 
the revised compact npn-BJT model to account for the series resistance and 
charge storage effects in BJTs is shown in Figure 11.13.
From Equation 11.13, we can write the expressions for the currents flowing 



















































V V I rB E BE E e′ ′ = −  and V V I rB C BC C c′ ′ = −  are the EB and CB internal voltages, 























The equivalent circuit of the enhanced vertical npn-BJT model: parasitic resistances and capaci-
tances are included to improve predictability of the simulation results. 
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Let us look at the impact of parasitic resistors shown in Figures 11.13 and 
11.14 on the characteristics of a typical BJT device.
• Effect of ohmic bulk collector resistor, rc: The collector series resistance rc 
decreases the slope of IC versus VCE characteristics in the saturation 
region of BJT operation and improves the accuracy of modeling DC 
device characteristics as shown in Figure 11.15. Figure 11.15 shows 
(IC, IB) as a function of VCE of an npn-BJT. As shown in Figure 11.15, rc 
increases the transition voltage VCE,sat of BJTs. The typical value of rc 













The parasitic series resistances on a typical npn-BJT device causing ohmic voltage drop at the 




IB1 < IB2 < IB3
IB2
IB3
EM1 Effect of rc
FIGURE 11.15
The effect of collector series resistance on the BJT device characteristics is to increase the satu-
ration to linear region transition voltage VCE,sat of BJTs. 
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• Effect of emitter series resistance, re: The ohmic drop due to re reduces 
the EB-junction potential VBE by a factor of reIE by the emitter current 
IE so that
 ∆V I r I I r I rBE E e C B e B F e= = +( ) = +( )1 β  (11.34)
 From Equation 11.34 we find that re results in an equivalent base 
resistance of (1  +  βF)re. Since the emitter region is heavily doped 
(≥1  ×  1019  cm−3), re is negligibly small. However, due to the con-
tact resistance at the emitter terminal and since βF >>  1, a typical 
value of re is about 5 ohm is obtained. Therefore, though the value 
of re is very small, it affects both IC and IB due to the voltage drop 
∆V I rBE B F e= +( )1 β  as shown in Figure 11.16.
• Effect of base series resistance, rb: The base series resistance also 
reduces the EB-junction potential VBE by a factor of rbIB as shown in 
Figure 11.16. It effects the small signal and transient response of BJTs 
and difficult to measure accurately due to the dependence on re and 
operating point as shown in Figure 11.16.
• Effect of junction capacitances: The EB- and CB-junction capacitances 
per unit area CjE and CjC, respectively, model the incremental fixed 
charges stored in the space EB- and CB-junction space-charge regions 
of BJTs due to the applied bias VBE and VBC, respectively. From 
Equation  2.139, we can write the expression for EB pn-junction 



















ΔVBE = IBrb + IEre
IC
FIGURE 11.16
The saturation of IC and IB at higher values of VBE due to the ohmic voltage drops at the base and 
emitter series resistances of BJT devices. 
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where:
CjE0 is the EB-junction capacitance per unit area at VB′E′ = 0
mjE is the doping gradient coefficient
fBE is the EB-junction built-in potential that depends on the 
base doping concentration NB and emitter doping concen-
tration, NE












ln 2  (11.36)
where:
NB = Na (acceptor concentration)
NE = Nd (donor concentration) for npn-BJTs.













CjC0 is the CB-junction capacitance per unit area at VB′C′ = 0
fBC is the CB built-in potential that depends on base doping con-
centration NB and collector doping concentration, NC












kT ln 2  (11.38)
where:
NB = Na (acceptor concentration)
NC = Nd (donor concentration) for npn-BJTs
• Effect of diffusion capacitances: The transition of injected minor-
ity carrier charge determines the speed of the transistor. The 
injected minority carriers from the emitter diffuse through the 
(1) EB-junction space-charge region, (2) neutral base region, and 
(3) CB-junction space-charge region. Thus, we consider three dif-
fusion capacitances for forward injection and three for reverse 
injection.
  Let us consider the capacitance effect due to the injected charge 
in the EB space-charge layer as shown in Figure 11.17. Let us define 
QE, QBE, QB, and QBC as the components of the total diffusion charge 
QDE in the emitter, EB-junction space-charge layer, neutral base, 
and CB-junction depletion regions, respectively. If τFdc is the total 
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forward transit time of the carriers to reach from the emitter to col-
lector, then the total minority carrier charge due to forward current 
ICC is given by
 Q Q Q Q Q I IDE E BE B BC E EB B CB CC Fdc CC= + + + = + + + =( )τ τ τ τ τ  (11.39)
where:
τFdc is the total forward delay time consisting of emitter delay τE
EB space charge layer transit time τEB
base transit time τB
CB-space charge layer transit time τCB
 From Equation 11.39, we can write the expression for the diffusion 











BE( ) = =
′ ′ ′ ′
τ
 (11.40)
 The base transit time τB is the major contributor of total transistor 
delay time τFdc given in Equation 11.39. Thus, τB is the most critical 
parameter to determine the speed of BJTs. In the absence of built-in 
electric fields in the base (i.e., constant Na) with low-level injection, 
the injected electron concentration np varies linearly across the base 
from np to np0 ≈ 0 as shown in Figure 11.17. Therefore, for low-level 
injection and uniformly doped base region, the total electron charge 
in the base is simply given by













The components QE, QBE, QB, and QBC of the total diffusion charge QDE due to the forward injec-
tion of carriers at the EB-junction of an npn-BJT, resulting in the diffusion capacitance, CDE; np 
is the injected electron concentration at the edge of the EB-depletion region inside the base; pn0  
and np0 are the equilibrium minority carrier concentrations in the n and p regions, respectively; 
and WB is the width of the neutral base region. 
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where:
AE = emitter area
np is the injected electron concentration at the edge of EB-junction 
depletion region as shown in Figure 11.17
WB is the width of the neutral base region







 Since the built-in electric field within base is assumed to be neg-
ligible, from the Fick’s first law of diffusion, we can show that the 
electron diffusion current (Equation 2.40) is






Dn is the average electron diffusivity in the p-type base region of 
an npn-BJT
 Assuming the equilibrium electron concentration, np0 << np, we can 
express Equation 11.43 as







 Now, substituting for QB and ICC from Equations 11.41 and 11.44, 











 To understand the importance of τB in determining the speed of BJTs, 
let us consider a vertical npn-BJT with WB = 1 μm and lightly doped 
base so that Dn ≅ 38 cm2 sec−1. Then from Equation 11.45, we find that 
the value of τB ≅ 132 psec for a uniformly doped base region. In real-
ity, the base doping is graded, and therefore, an aiding electric field 
speeds up the carrier transit through the base. As a result, τB is fur-
ther reduced. Also, in order to maintain the charge neutrality under 
high-level injection, the hole concentration in the base has a gradient 
similar to the electron gradient. This sets up an electron field, which 
also speeds up the electron transit through the base. Thus, τB is not 
the dominant frequency limitation in advanced IC BJTs.
  Similarly, we can derive the expression for the reverse diffusion 
capacitance CDC and transit time τRdc with reference to Figure 11.18. 
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From Figure 11.18, the total minority carrier charge QDC due to the 
reverse current IEC is given by
 Q Q Q Q Q I IDC C BCR BR BER C CB BR EB EC Rdc EC= + + + = + + + =( )τ τ τ τ τ  (11.46)
where:
QC, QBCR, QBR, and QBER are the reverse-injected charge in the 
collector, CB-depletion, base, and EB-depletion regions, 
respectively
the total reverse delay time τRdc consists of the collector delay 
τC, CB-junction reverse space-charge layer transit time τCB, 
reverse base transit time τBR, and reverse EB-junction space-
charge layer transit time τEB
 Therefore, the reverse diffusion capacitance due to CB applied bias 











BC( ) = =
′ ′ ′ ′
τ  (11.47)
11.5.2.2 Limitations of Basic Model
The enhanced BJT model includes parasitic elements in BJT structure to 
improve DC modeling accuracy and offers capability for transient analysis. 
However, the model is derived on the assumptions that (1) there is no recom-
bination of minority carriers in the EB and CB pn-junction space-charge 
regions; (2) current gain β is independent of IC; and (3) the neutral base width 
WB is independent of applied bias VBC, that is, no space-charge widening 
and base-width modulation. However, experimental data show β-degradation 
at the low values of EB-junction bias or low values of IC, and β-roll-off at high 










The components QC, QBCR, QBR, and QBER of the total diffusion charge QDC due to the reverse 
injection of carriers at the CB-junction of an npn-BJT resulting in the diffusion capacitance, CDC; 
npR is the injected electron concentration at the edge of the CB-depletion region inside the base; 
pn0 and np0 are the equilibrium minority carrier concentrations in the n and p regions, respec-
tively; and WB is the width of the neutral base region. 
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current conditions as shown in Figure 11.19. Figure 11.19 shows βF − IC plot 
at VBC = 0. For the simplicity of discussions, we assume that the ohmic drop 
due to the parasitic resistances is negligibly small so that VBE  ≅  VB′E′ and 
VBC ≅ VB′C′.
In order to understand the underlying physical mechanisms of βF − IC plot 
shown in Figure 11.19, let us plot ln(IC, IB) as a function of VBE at VBC =  0 























A typical Gummel plot of an npn-BJT: IC and IB versus VBE at VBC = 0 showing β-degradation 
at the low current level and β-roll-off at the high collector current level; βFM is the maximum 
value of current gain. 






Forward current gain as a function of collector current of an npn-BJT showing three different 
β − IC regions: region I shows β-degradation in the low current level, region II shows the con-
stant maximum current gain βFM, and region III shows β roll-off at high current level. 
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It is observed from Figure 11.20 that the β-degradation at low current level 
is due to the increase in the base current, whereas β-roll-off at high cur-
rent condition is due to the decrease in the collector current. The observed 
β-degradation at low current level is attributed to the recombination of 
injected carriers in the space-charge regions whereas β-roll-off at high cur-
rent condition is due to the high-level injection.
Thus, in order to improve the simulation accuracy, we will develop models 
for minority carrier recombination in the space-charge regions, base-width 
modulation, and high-level injection to include in the BJT model described 
in Figure 11.13. First of all, we will develop models for the minority carrier 
recombination in the EB and CB pn-junction depletion regions and include in 
the model shown in Figure 11.13. Finally, we will include models for the base-
width modulation and high-level injection and present a complete compact 
BJT model for circuit CAD.
11.5.3 Modeling Carrier Recombination in the Depletion Regions
In Region I of Figure 11.20, the increase in IB is due to the minority carrier 
recombination in the EB and CB pn-junction depletion regions. For the sim-
plicity of analysis, we assume a vertical npn-BJT in the normal active mode 
of operation and neglect the ohmic-bulk resistors (re, rb, rc) so that VBE = VB'E' 
and VBC = VB'C'.
Let us consider the effect of the minority carrier recombination in the 
EB-depletion region only by setting VBC = 0. In Region I, the decrease in β 
can be modeled by additional components of IB from
• Carrier recombination at the surface, IB(surface)
• Carrier recombination in the EB space-charge layer, IB(EB-scl)
• EB surface channels, IB(channel)
Thus, the overall excess base current can be represented by
 ∆I I I IB B B B( )total surface EB-scl channel= ( ) + ( ) + ( )  (11.48)
In Equation 11.48, ΔIB can be represented by an additional nonideal EB 
 pn-junction in the model shown in Figure 11.13 with diode current given by
















2 0 1( ) exp  (11.49)
where:
nE is the low-current forward emission coefficient (~2)
C2 models the various components of IS in the low IB regime
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Here, IS(0) is the revised reverse saturation current of the transistor. Thus, 













































Similarly, we can model the minority carrier recombination in the CB-depletion 
region only by another nonideal CB pn-junction by setting VBE = 0 in the inverse 
mode of BJT operation with VBC > 0. Two additional parameters used to model 
the components of IB are low-current inverse emission coefficient nC (~2) and 
component of IS in the inverse region C4. Thus, ΔIB in the inverse region is 
through the nonideal CB-diode is given by
















4 0 1( ) exp  (11.51)
Thus, the general expression for total IB to model β-degradation in the low IC 
























































































Note that in Equation 11.52, we have used maximum current gain (βFM, βRM) to 
model the EB and CB pn-junctions and included the excess IB to account for the 
β-degradation in the low current level. Then the corresponding equivalent cir-
cuit for enhanced nonlinear hybrid npn-BJT model predicting β versus IC at 
low current level can be represented by Figure 11.21.
Note that the series resistances (re, rb, rc) do not effect theoretical analysis and 
model equations. However, one should replace measured VBE and VBC with the inter-
nal voltages to account for the ohmic drops in the model equations.
In order to develop a complete compact BJT model for circuit CAD, we now 
include the effect of base-width modulation referred to as the early effect [8] 
and high-level injection to model β roll-off in the high current level shown in 
Figure 11.19 in the core model shown in Figure 11.21. In this effort, we will closely 
follow the unified charge-control model developed by Gummel and Poon [6].
11.5.4 Modeling Base-Width Modulation and High-Level Injection
The base-width modulation describes the change in the quasi-neutral base-
region WB due to the change in the reverse bias VBC in the normal active mode 
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(or VBE in the inverse mode). In the normal active mode of BJT operation, 
EB-junction is forward biased and CB-junction is reverse biased. As a result, 
the depletion width Xd = f(VBC) and the neutral base width WB as shown in 
Figure 11.22 change significantly with VBC. This base-width modulation is 
originally reported by J. Early in 1952 and is called the early effect [8]. The 
concept is now used in MOSFET device characterization as discussed in 







x = 0 x = WB
FIGURE 11.22
An idea npn-BJT device structure for modeling the early effect: XdEB and xdCB are the depletion 
widths of EB and CB pn-junction space-charge regions, respectively; W(VBC) is the bias- dependent 
base width; x = 0 is the origin of x-axis at the edge of EB-junction depletion inside the base; and 

























The equivalent circuit of the enhanced vertical npn-BJT model to model β-degradation in 
the low current level using two nonideal diodes to account for increased base current due to 
recombination in the depletion regions. ∆I C I V n vB S BE E kT= ( ) − 2 0 1( ) exp /  is the excess forward 
base current due to the nonideal EB diodes and ∆I C I V n vBR S kT= ( ) − 4 0 1( ) exp /BC C  is the excess 
reverse base current due to the nonideal CB diodes. 
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significantly and, therefore, must be modeled for accurate simulation of BJTs 
in circuit CAD.
As the reverse bias VBC across the BC-junction XjC increases, BC-junction 
depletion-layer width XdCB increases, resulting in a decrease in WB. Due to 
the decrease in WB, the injected minority carrier electron concentration gra-
dient (dn/dx) increases. Then from Fick’s first law of diffusion, IC increases 
with VCE as shown in Figure 11.23. The base-width modulation is modeled 
by two parameters called the forward early voltage (VAF) and reverse early 
voltage (VAR). Due to the early effect, the BJT device parameters IS, βF, and τF 
strongly depend on VBC and VA [5].
In order to derive the unified SGP charge control model [6] for base-width 
modulation and high-level injection, let us make the following simplifying 
assumptions:
Assumption 1: one-dimensional current equations hold.
Assumption 2: npn-BJT with EB-junction is forward biased and 
CB-junction is reverse biased.
Assumption 3: depletion approximation holds, that is, no mobile charge 
inside the depletion region.
Assumption 4: BJT gain is high, that is, IB ≅ 0.
Assumption 5: neglect ohmic-bulk resistors (re, rb, rc); that is, VBE = VB′E′ 
and VBC = VB′C′.
With the above simplifying assumptions, let us consider the 2D cross section 




Increasing IB or (VBE)
0
FIGURE 11.23
IC versus VCE characteristics of a typical npn-BJT for different values of IB or VBE; the increase in 
IC is caused by base-width modulation at higher VBC; VA is defined at the intercept of IC − VCE 
curve interpolated to IC = 0. 
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Using assumption 1, we can use 1D expression for the electron and hole 
current densities (Equations 2.76 and 2.77) as
 
J q n x E x qD
dn
dx









( ) ( )




Now from assumption 4, for a high-gain npn-BJT, IB ≅ 0, that is, the hole cur-
rent ≅ 0; then from the hole current expression Jp in Equation 11.53, we get
 0 = −q p x E x qD
dp
dx
p pµ ( ) ( )   (11.54)
After simplification of Equation 11.54 and using Equation 2.42, we can show 
that the built-in electric field E(x) due to nonuniform base doping of npn-BJTs 


















The direction of the electric field E(x) in Equation 11.55 aids the electron flow 
from the emitter to collector and retards the electron flow from the collector 
to emitter. Now, the flow of electrons from the emitter to collector is given 
by the electron current expression Jn in Equation 11.53. Then, substituting for 
E(x) from Equation 11.55 to Equation 11.53 we get













 +µ ( ) ( )
( )1















2D cross section of an ideal npn-BJT showing the pn-junctions and depletion regions: p(x) and 
n(x) are the majority and minority carrier concentrations, respectively, at any point x in the 
neutral base region; xE and xC are the position of the EB and CB depletion edges inside the base, 
respectively; and E(x) is the built-in electric field from collector to emitter due to the nonuni-
form p-type base doping profile. 
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Using μnvkT  =  Dn from Einstein’s relation [Equation 2.42], we can express 






n x p xn
n= ( )
( )
( ) ( )  (11.57)
We integrate Equation 11.57 over the neutral base width WB from x = xE to 
x = xC as shown in Figure 11.24 to get










( ) ( ) ( )∫ ∫=    (11.58)
Since the same collector current density Jn is flowing through the BJT, Jn is 
a constant. Then assuming Dn is a constant, we can show from Equation 
11.58
 J









( ) − ( ) 
∫ ( )
 (11.59)
From Equation 11.59, we find that the electron current, that is, collector cur-
rent density, depends on pn-products at the edges of the depletion regions of 
EB and CB pn-junctions inside the base and the integrated base doping in the 
denominator of Equation 11.59. Again, from pn-junction analysis (Equation 
2.114), we can show that the pn-products at the edges of the collector and 































Now, substituting for pn-products from Equation 11.60 to Equation 11.59, we 
can show
 J
qD n V v V v
p x dx
n
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In is the total DC current from the emitter to base in the positive x-direction 
due to the minority carrier electrons
Since at low-level injection p(x) ≅ Na(x), in the neutral base region, xE ≤ x ≤ xC as 
shown in Figure 11.24; then by replacing the injected p(x) with the majority 
























































We have shown that the current source for the basic BJT model (Equation 
11.19) is given by



























































































ISS is the saturation leakage current at VBE = VBC = 0


















401Bipolar Junction Transistor Compact Models
where:
XE0 and XC0 are the locations inside the neutral base region at the edge of 
the EB- and CB-junction depletion regions, respectively without the 
applied bias
Thus, ISS defined in Equation 11.66 is a bias-independent fundamental con-
stant. Since negative sign indicates the direction of collector current flowing 
out of the device terminal, we have omitted the negative sign in the above 
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If we define QB and QB0 as the neutral base charges with and without the 
applied biases, respectively, then we can show
 
Q qA N x dx























Now, using Equation 11.68 in Equation 11.67, we can show that the expression 
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Equation 11.69 is the generalized expression for current source at all injec-
tion levels, where ISS is a fundamental constant @ VBE  =  VBC  =  0 and is 
given by Equation 11.66. The normalized majority carrier charge qb in the 
neutral base region accurately models the base-width modulation. In the 
next section, we will express qb in terms of bias-dependent measurable 
model parameters.
11.5.4.1 Components of Injected Base Charge
In order to evaluate qb, we first determine the components of QB. For the sim-
plicity of QB analysis, we assume that
• npn-BJT is in saturation, that is, VBE > 0 and VBC > 0, then
• Minority carriers are injected into the base both from the emitter 
and from the collector
• From the charge neutrality, the total increase in the majority carriers 
in the base = total increase in the minority carrier concentration
• Superposition of carriers in different regions holds, that is
• Total excess majority carrier density = sum of the excess majority 
carrier density due to each junction separately
• Excess majority carrier concentration in the base = excess carri-
ers due to the forward voltage (VBE + VBC)
• Depletion approximation holds
With the above assumptions, we define
• pF(x) as the majority carrier concentration at any point x in the base 
at VBC = 0
• pR(x) as the majority carrier concentration at any point x in the base 
at VBE = 0
• Na(x) as the base doping concentration at any point x
Then the excess majority carrier concentration in the base region is shown in 
Figure 11.25 and is given by
 ′ = −  + − p x p x N x p x N xF a R a( ) ( ) ( ) ( ) ( )  (11.71)
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From Equation 11.68, the total majority carrier charge in the base consists of 
equilibrium charge due to Na and excess components due to p′(x) and is given by











= = + ′∫ ∫( ) ( )
( ) ( )
( ) ( )









The equilibrium base charge includes three components: QE due to the 
decrease in the depletion region by the forward-biased EB-junction space 
charge region, QB0 due to the neutral base charge, and QC due to the decrease 
in the depletion charge by the forward-biased BC-junction depletion region 
as shown in Figure 11.25. Therefore, the total equilibrium component of the 
base charge under the saturation condition is given by
qA N x dx Q Q Q








































Therefore, from Equations 11.72 and 11.73, the total base charge due to EB 
and CB-junction forward biases is given by
 
Q qA N x dx qA N x dx
















































The components of base charge in an npn-BJT in saturation: QB0 is the base charge in the  neutral 
base region without applied biases; QE and QC are the increase in the base charge due to the 
EB and CB forward biases, respectively; QF and QR are the excess charge due to the high-level 
injection from the emitter and collector, respectively, to the base; pF(x) and pR(x) are the excess 
majority carrier concentration in the base region from emitter and collector, respectively
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From Figure  11.25, we find that the excess forward charge is due to the 
 forward injection carrier profile [pF(x) − Na(x)] and reverse injection carrier 
density profile [pR(x) − Na(x)]. Therefore, the excess carrier density is given by
 










′ = − ∫ ( ) ( ) ( )
( ) ( )
( ) ( C
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Therefore, the total base charge due to the applied EB- and CB-junction 
biases is given by
 Q Q Q Q Q QB E B C F R= + + + +0  (11.76)
where:
QB0 is the charge in the neutral base region at VBE = 0 = VBC
QE is the increase in QB under VBE and is only a mathematical entity
QC is the increase in QB under VBC and is only a mathematical entity
QF is the excess majority charge in the forward biased-device with VBC = 0. It 
is only a mathematical entity and important under high level injection
QR is the excess majority charge in the forward biased-device with VBE = 0. It 
is only a mathematical entity and important under high-level injection
It is clear from Figure 11.25 that pF(x) > Na(x) and pR(x) > Na(x), that is, QF and 
QR represent high-level injection. Then from Equation 11.76, we get the nor-



























0 0 0 0
= + + + +  (11.77)
After simplification, we can show for the normalized base charge from 
Equation 11.77
 q q q q qb e c f r= + + + +1  (11.78)
where:
q Q Q q Q Q q Q Q q Q Qe E B c C B f F B e R B= = = =0 0 0 0, , ,   and   are the respective 
normalized components of base charge
In order to develop BJT compact model, each component of the normalized 
base charge is expressed in terms of measurable device model parameters. 
Next, we will evaluate each component of qb given in Equation 11.78.
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Evaluation of qe: We defined QE as the increase in the majority carrier charge 
due to forward bias VBE. Therefore, we can express
 Q C V dVE jE
VBE












( )  (11.80)
For the simplicity of modeling, we consider an average value CjE over the 

















VAR is a model parameter that defines the effect of base-width modulation 
due to VBE and the parameter VAR is called the inverse early voltage







= 0  (11.82)
However, for accurate modeling of qe, CjE must be integrated over the operat-
ing bias range so that
 V
Q











In Equation 11.81, VAR models the base-width modulation due to the variation 
of BE-junction depletion layer under VBE and is the inverse of the forward 
early voltage due to VBC under the normal mode of BJT operation.
In Equation 11.82, a constant VAR implies that CjE is a constant, inde-
pendent of VBE. We observe from Figure 11.25 that QE << QB0, resulting in 
qe << 1. Thus, qe is not a dominant component of qb. Therefore, using a con-
stant CjE to calculate qe from Equation 11.81 is justified. However, a constant 
VAR may cause a large error in qe estimation, especially at VBE > 0. The error 
in Equation 11.81 due to qe for VBE > 0 can be eliminated by integrating CjE 
over the operating bias range and extracting VAR from the slope of ln(IC) 
versus VBE/vkT plot.
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Now, in order to determine the effect of qe on BJT device performance, we 
set: qc = qr = qf = 0; then from Equation 11.78, we have qb = 1 + qe. Now, substi-






























































































The left-hand side of Equation 11.85 is the slope of ln(IC) versus VBE/vkT plot 
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=




Considering a constant average C Q VjE B AR= 0/  from Equation 11.82, and 










The slope nE is called the forward emission coefficient and is obtained from 
the IC − VBE characteristics of BJTs at VBC = 0. Since vkT, VAR, and VBE are finite 
positive numbers, it is clear from Equation 11.88 that nE > 1.
Evaluation of qc: The parameter qc models the base-width modulation due 
to the applied CB-junction voltage VBC at the low current level during the 
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forward active mode of a BJT operation and describes the forward early 









( )  (11.89)
Again, considering a constant value of CjC as the average value of BC-junction 

















VAF is a model parameter that defines the effect of base-width modulation 
when BJTs operate in the forward active mode and the parameter VAF 
is called the forward early voltage







= 0  (11.91)
However, the accurate modeling of qc for VBC > 0 is achieved by integrating 
CjC over the operating bias range so that
 V
Q











The parameter VAF models the base-width modulation due to the varia-
tion in the CB-junction depletion layer with applied bias VBC. In Equation 
11.91, a constant VAF implies that CjC is a constant independent of VBC. This 
constant CjC is justified in the normal active model of BJT operation when 
CB-junction is reverse biased; that is, VCB < 1. However, using a constant 
VAF may cause a large error in estimating qc, when CB-junction is forward 
biased; that is, the device is in the inverse region or saturation region. In 
these regions, a more accurate expression for qc is required for accurate 
modeling of early voltage.
The effect of qc on BJT device performance in the normal active region of 
operation is the finite output conductance go. In order to determine the effect 
of go accurately, we set qe = qr = qf = 0, so that qb = 1 + qc. Then neglecting 
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IC(0) is the collector current at VCE = 0
Evaluation of qf: The parameter qf can be considered as the normalized excess 
carrier density in the base with EB-junction voltage VBE only and models the 
high-level injection. From the charge neutrality condition, total excess majority 
carriers = total excess minority carriers. Therefore, for an npn-BJT in the normal 
active mode of operation with |VBE| > 0 and VBC = 0





















∫ ∫( ) ( ) ( ) ( )
2
 (11.95)
We have shown in Equation 11.42 that the minority carrier forward base tran-
sit time τB of a BJT and the base charge QB are given by QB = τBICC. Therefore, 
from Equation 11.95, the forward base transit time can be expressed as
 Q IF BF CC=τ  (11.96)
where:
ICC = ICT given by Equation 11.69 at VBC = 0
τBF is the forward base transit time





































Evaluation of qr: Similar to qf, qr can be considered as the normalized excess 
carrier density in the base due to CB-junction voltage VBC only and models 
the high-level injection. Again, from the charge neutrality condition, total 
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excess majority carriers = total excess minority carriers. Therefore, for an npn-BJT 
with |VBC| > 0; VBE = 0, we can show





















∫ ∫( ) ( ) ( ) ( )
2
 (11.98)
Again, from Equation 11.47, we can show that the reverse base transit time 
for BJTs is given by
 Q IR BR EC= τ  (11.99)



































τ τR exp  (11.100)
Equations 11.81, 11.90, 11.97, and 11.100 represent the components of the nor-
malized base charge qe, qc, qf, and qr, respectively, in terms of measurable 
device parameters. We will substitute these components of base charges in 
Equation 11.78 to solve for qb in the following section.
Evaluation of qb: Substituting for qe, qc, qf, and qr from Equations 11.81, 11.90, 
11.97, and 11.100, respectively, in Equation 11.78 we can show the expression 



























































































































































( ) −  +τ τexp exp( ) − 1
0QB
 (11.102)
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In Equations 11.101 and 11.102, τf is the effective forward base transit time 
including the mobile charge in the depletion region (without depletion 
approximation) and τr is the effective reverse base transit time including the 
mobile charge in the depletion region (without depletion approximation).
In Equation 11.101, q1 models the base-width modulation and q2 models the 
high-level injection. From Equation 11.101, we can show
 q q q qb b2 1 2 0− − =  (11.103)
Equation 11.103 is a quadratic equation in qb whose solution is given by
 q
q









From Equation 11.78, we know qb > 0; therefore, considering the positive solu-















Equation 11.105 offers a solution for IC and defines the injection level. Let us 
consider the following cases:












Under this condition, we get from Equation 105, qb  ≅  q1. Then, setting 
qf = qr =  0, this condition represents the low-level injection and base-width 
modulation (q1 in Equation 11.102)













Under this condition, we get from Equation 11.105, q qb ≅ 2 , and therefore 
represents the high-level injection in BJTs.
For the simplicity of modeling, we assume VBC = 0 (i.e., qr = 0). Then con-
sidering q2 from Equation 11.102, we get from Equation 11.107 the expression 
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Again, for low-level injection, if we assume qe = qc = 0, then from Equation 11.78 















At the transition point from the low-level injection to high-level injection, the 
collector current must be continuous and, therefore, equal. Let us assume 
that the intersection of high current and low current asymptote is given by 
(IKF, VKF) at IC(high-level) = IC(low-level). Therefore, from Equations 11.109 and 11.110 at 































From the above equations, we can show that the collector current at the tran-
sition from the low-level to high-level injection, called as the forward knee-









Figure 11.26 shows the knee-point (IKF, VKF) in the ln(IC) versus VBE plot at 
VBC = 0. It is observed from Figure 11.26 that the slope of ln(IC) − VBE/vkT plot 
for high-level injection is, clearly, smaller (theoretically, about 1/2) than that 
due to low-level injection.
Similarly, we can show that in the reverse mode of BJT operation, the inverse 
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Thus, the high-level injection in BJTs are modeled by forward and reverse 
knee-currents IKF and IKR, respectively, whereas the base-width modula-
tion is modeled by the forward and reverse early voltages VAF and VAR, 
respectively.
The early effect and high-level injection model parameters (VAF, VAR, ISS, IKF, 
IKR) are extracted from the following set of device characteristics.
• ln(IC) versus VBE plot at VBC = 0 in the normal mode of BJT operation;
• ln(IE) versus VBC plot at VBE = 0 in the inverse mode of BJT operation;
• IC versus VCE characteristics for different IB (or VBE) in the normal 
mode of BJT operation;
• IE versus VEC characteristics for different IB (or VBC) in the inverse 
mode of BJT operation.
11.5.5 Summary of Compact BJT Model
The complete set of BJT-model parameters consists of basic (EM1) dc param-
eters, EM2 model parameters for parasitic elements, space-charge layer 









The forward ln(IC) versus V vBE kT plot of an npn-BJT: the plot shows the asymptotes of the low-
level and high-level injections and the transition or knee-point (IKF, VKF) at the transition from 
the low-level to high-level injection. 
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model parameters describing the base-width modulation and high-level 
injection. The complete set of parameters is summarized below:
• Basic (EM1) DC model parameters: {βFM, βRM, Tref, Eg, ISS}
• Parasitic elements model parameters for: bulk-ohmic resistors, {rc, re, rb} 
and charge storage elements: {CjE0, fBE, mjE, CjC0, fBC, mjC, τf, τr, Csub}
• Space-charge layer recombination model parameters for modeling 
low-current β degradation: {C2, nE, C4, nC}
• Base-width modulation and high-level injection parameters: {VAF, 
VAR, IKF, IKR}
The equivalent circuit of the final SGP BJT model described above is repre-
sented by Figure 11.27 with redefined saturation current ISS (Equation 11.66) 
and current source ICT to model the early effect and high-level injection. The 
expression for ICT in the SGP BJT equivalent circuit in Figure 11.27 is given 
















































where the normalized base charge qb is given by Equation 11.101. Again, 
the expressions for IEC and ICC are given by Equation 11.13. Then we can 


























The equivalent circuit of SGP npn-BJT model: the current source ICT is redefined to account for 
the base-width modulation and high-level injections. 
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With reference to Figure 11.27, the base current in SGP BJT model can be 





















































































































































































































































































































Comparing derived Equations 11.116 and 11.117 with the SPICE imple-
mentation corresponding Equations 11.118 and 11.119, we find: ISS  =  ISeff; 
C2ISS = ISEeff; C4ISS = ISCeff; βFM = βF; and βRM = βR. In addition, the parameters 
nF and nR are included as the fitting parameters to improve the accuracy of 
data fitting with the model.
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A complete set of SGP BJT compact model parameters is extracted from 
the following set of measurement data set for BJT parameter extraction 
including:
• Forward characteristics
• Gummel plot (IC, IB) versus VBE with VBC = 0
• IC versus VCE
• Cut-off frequency, fT versus IC
• Reverse characteristics
• Gummel plot (IE, IB) versus VEB with VBE = 0
• IE versus VCE
The SGP model does not model the devices in the reverse mode as accurately 
as in the forward mode. Though BJTs are normally operated in the forward 
mode, both forward and reverse data are needed to extract series resistances.
In addition EB and CB pn-junction structures are used to extract capaci-
tance model parameters {Cj0, fbi, mj}.
11.6 Summary
This chapter presented the basic BJT model for circuit simulation. A system-
atic methodology is presented to derive SGP BJT compact model starting 
from the basic EM model. An overview of the model parameter extraction 
is presented. The objective of this chapter is to expose readers to the basic 
understanding of BJT device modeling. The readers involved in BJT device 
engineering can extend the basic understanding from this study to more 
appropriate advanced BJT models.
Exercises
11.1 An npn-BJT is used as an open-collector pn-junction diode as 
shown in Figure E11.1. Then
 a. Use the injection version of EM1 BJT model to derive an expres-
sion for the emitter current IE as a function of VBE;
 b. Use the expression derived in part (a) to calculate VBE for IE = −1 mA.
 Given that: αF = 0.98; αR = 0.49; IES = 10−16 A, and T = 300 K.
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11.2 The npn-BJT in exercise 11.1 is used as a shorted base-collector 
diode as shown in Figure E11.2. Then use the parameters given in 
exercise 11.1 earlier to answer the following:
 a. Use the injection version of EM1 BJT model to derive an expres-
sion for the emitter current IE as a function of VBE
 b. Use the expression derived in part (a) to calculate VBE for IE = −1 mA
11.3 The basic (EM1) npn-BJT compact model is discussed in Section 
11.5.1. Following the same procedure, develop the EM1 type model 
equations for a lateral pnp-BJT as shown in Figure E11.3.
 a. Sketch the basic EM1 model; define and label all parameters.
 b. Write equations for the terminal currents; define and explain all 
parameters.
 c. If the pnp-BJT is used as a shorted base-collector diode, then 
from EM1 model equations in part (b) calculate the EB voltage at 
IE = 1 mA. Given that: IES = 10−16 A, ICS = 2.0 × 10−16 A, αF = 0.98, 
αR = 0.49, and T = 300 K. Define and explain all parameters.
 d. Include the bulk-ohmic resistors and charge storage elements to 
your model in part (a) to generate and sketch the lateral pnp-BJT 

















An npn-BJT is used as a two-terminal EB pn-junction diode with CB terminals shorted.
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11.4 Consider an npn-BJT in the inverse active mode of operation in 
the high-level injection regime. For simplicity of modeling, you can 
assume uniformly doped base region.
 a. Schematically show the components of base charge, QB, under 
the above operating condition. Label your plot and show the 
integration limits to compute different components of QB.
 b. Write down the expression for the normalized base-charge 
responsible for base-width modulation in terms of junction biases 
and early voltages. Define all parameters and explain.
 c. Write down the expression for SGP-model current source for base-
width modulation in terms of early voltages only under the above 
specified operating condition. Define all parameters and explain.
11.5 The Gummel plot shown in Figure 11.20 for npn-BJT is obtained 
at VBC = 0 and is used for DC compact model parameter extraction.
 a. Describe graphically how IC versus VBE characteristics at VBC = 0 
can be obtained from IC versus VCE characteristics at different VBE 
for an npn-BJT.
 b. Mathematically describe the methodology to extract BJT satura-
tion current ISS for IC − VBE plot at VBC = 0.
Clearly define any assumptions you make.
11.6 The measured forward Gummel-plot of an npn-BJT is shown in 
Figure E11.4. Extract the following SGP-model parameters.
 a. BJT saturation current, ISS. Explain the extraction procedure.








An ideal lateral pnp-BJT structure on a p-substrate: E, B, and C are the emitter, base, and collec-
tor terminals, respectively.
418 Compact Models for Integrated Circuit Design
 c. Forward “Knee” current, IKF. Explain the extraction procedure.
 d. The value of VBE at IC = IKF. Explain the extraction procedure.
 e. If the extracted forward transit time τf = 1 ns, calculate the zero-
bias base charge, QB0 of the device.
 f. Use the extracted value of QB0 from part (e) to calculate the for-
ward emission coefficient, nE, that is, slope of ln(IC) versus qV kTBE  
plot of the given characteristics at room temperature at the onset 
of high-level injection. Assume the width of the zero-bias neutral 
base region, WB = 0.2 μm, VB = 10 V, and area of the intrinsic BJT 
shown in Figure E11.4 is unity. 
 State any assumptions you make.
11.7 Consider a vertical npn-BJT operating in the normal active mode. 
The p-type base region is uniformly doped with concentration, 
NaB = 2.0 × 1017 cm−3 and depth = 1.0 μm. The n-type emitter is formed 
by ion implantation with doping concentration, NdE = 2.0 × 1020 cm−3 
and depth = 0.3 μm. Neglect the space-charge recombination current 
for high-level injection to answer the following questions. Clearly 
define all parameters and explain.
 a. What is the minority-carrier density in the p-base at which the 























Measured forward Gummel plot of an npn-BJT used to extract SGP BJT device model 
parameters.
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 b. Calculate the base-emitter forward bias VKF at which the high-level 
injection is reached.
 c. If the effect of high-level injection on the current gain β starts when 
the injected minority-carrier density reaches 10% of the majority 
carrier density, calculate the value of VBE at the onset of β roll-off 
at high collector current level, IC.
 d. Show the conditions obtained in part (b) and (c) on IC vs. VBE @ 
VBC = 0 characteristic of the transistor. 
 Define and label all parameters in your plot(s). Explain.
11.8 The SGP-BJT model, presented in this chapter, cannot model the 
effect of parasitic substrate transistor on intrinsic devices. Consider 
the 2D cross section of dual-poly npn-BJT with a parasitic vertical pnp-
BJT with the p-base as the emitter as shown in Figure E11.5. In this 
problem, you will modify the intrinsic vertical npn-BJT SGP model to 
include the effect of parasitic pnp-BJT. Clearly, state any assumptions 
you make, define all parameters, and label all terminal currents.
 a. Draw the SGP equivalent network for the parasitic vertical pnp-
BJT shown in Figure E11.5.
 b. Use block diagrams to include the parasitic pnp-BJT network and 
the base-emitter and base-collector overlap oxide capacitances 
into the intrinsic npn-BJT model.
11.9 The small signal base-collector junction capacitance, CjC versus 
VBC, characteristics of an npn-BJT is shown in Figure E11.6. From the 
figure, extract the following diode model parameters. Clearly state 
any model you use and explain the procedure for each case.
 a. CB-junction capacitance, CjC0 at VBC = 0.


























Trench isolated double polysilicon npn-BJT structure: poly emitter, poly base, and C represent 
emitter, base, and collector terminals, respectively.
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 c. Calculate the junction gradient factor, mjC.
 d. If the integrated base charge, QB0 = 1.31 × 10−12 C at VBE = VBC = 0, 
calculate the forward early voltage VAF for the device operating 
in the normal active mode with CB-junction reverse biased at 
2.0 V. Clearly state any assumptions you make.
11.10 A typical SGP npn-BJT compact model card of a typical  bipolar 
technology is shown in Table  E11.1. Consider an npn-BJT with 
emitter area, AE = 25 μm2 of this technology used in an integrated 
 circuit to operate in the normal active mode at the biasing condition, 
VBE = 0.61 V and VCE = 3 V.
 Use the relevant SGP model parameters from the given model card to 
answer the following questions. Define each parameter and explain 
your results. Assume that VB′E′ = VBE and VB′C′ = VBC.
 a. Calculate the base charge QB0 in the neutral base region at 
VBE = 0 = VBC.
 b. Calculate the normalized base charge q1 that models the base-
width modulation.
 c. Calculate the normalized base charge, q2 that models the high-
level injection.
1.E−14









CB pn-junction C–V characteristics used to extract capacitance compact model parameters for 
npn-BJTs.
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 d. Calculate the total normalized base charge, qb. From your results, 
what is your conclusion on the injection level under the biasing 
condition?
 e. Calculate the base current IB at the operating point.
 f. Calculate the collector current IC at the operating point.
TABLE E11.1
A Typical SGP Model Card of an npn-BJT for Circuit Simulation
.option gmin = 1.0000000−16
.model NPN1 npn ( LEVEL = 1
+ bf = 2.1139717E+01 br = 4.9802084E+0 brs = 0.0000000E+00
+ Gamma = 0.0000000E+00 ikf = 2.3796255E–04 ikr = 1.0738911E–04
+ irb = 0.0000000E+00 is = 3.7746394E–18 isc = 3.4311697E–15
+ ise = 4.5630707E–15 nc = 1.9324214E+00 ne = 1.7137365E+00
+ Nepi = 1.0000000E+00 nf = 1.0000000E+00 nkf = 5.0000000E–01
+ nr = 1.0000000E+00 rb = 6.7165161E+02 rbm = 1.0000000E–01
+ rc = 9.9999998E–03 re = 4.8533592E+01 vaf = 4.3480446E+01
+ var = 6.0068092E+00 vo = 0.0000000E+00 cjc = 1.3075999E–15
+ cje = 3.8835999E–15 cjs = 0.0000000E+00 fc = 5.0000000E–01
+ itf = 3.2536294E–03 mjc = 1.4907001E–01 mje = 1.7038001E–01
+ mjs = 5.0000000E–01 ptf = 0.0000000E+00 qco = 0.0000000E+00
+ tf = 7.7961665E–11 tr = 0.0000000E+00 vjc = 1.0000000E–01
+ vje = 1.7466000E–01 vjs = 1.0000000E+00 vtf = 2.2093861E+00
+ xcjc = 1.0000000E+00 xtf = 3.4448984E+00 tref = 2.7000000E+01
+ eg = 1.1100000E+00 xtb = 0.0000000E+00 xti = 3.0000000E+00
+ subs = 1)




Compact Model Library for Circuit Simulation
12.1 Introduction
In Chapters 4 through 11, we have discussed compact model formulation for 
 different VLSI (very-large-scale-integrated) devices. In this chapter a brief over-
view of the generation of compact model library for circuit simulation and 
compact model usage in circuit CAD (computer-aided design) is provided. A 
typical CMOS (complementary metal-oxide-semiconductor) technology and 
Berkeley Short Channel IGFET Model, version 4 (BSIM4) compact MOSFET 
(metal-oxide-semiconductor field-effect transistor) model are used to illustrate 
the  methodology to build a compact model library for HSPICE (see Chapter 1) 
circuit CAD [1,2]. Note that the circuit CAD tools and the device models are 
 continuously updated for improving the accuracy and simulation efficiency. So, 
the basic idea for compact model development presented in this chapter must be 
 appropriately modified to the changing modeling and circuit CAD tools.
12.2 General Approach to Generate Compact Device Model
A generalized methodology to build a compact device model library is shown 
in Figure 12.1. As shown in Figure 12.1, the procedure involves data collec-
tion, data fitting to the target compact model, extraction of model param-
eters, generation of model library, and verification of model for accuracy and 
predictability. Each of these steps to generate a computationally robust com-
pact model library depends on the device technology (e.g., MOSFETs), target 
model (e.g., BSIM4), design target (e.g., digital), and so on. In this chap-
ter, we will use BSIM4 to illustrate the modeling  methodology outlined in 
Figure 12.1 [2].
12.2.1 Data Collection
The first task in generating a model library is the data collection from the 
devices of the target technology representing the entire design space under 
the operating biasing conditions and ambient temperatures. Data collection 
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includes the selection of an acceptable set of devices representing the entire 
IC (integrated circuit) design space and selection of device characteristics 
that account for the real-device effects to extract device model parameters 
to  modeling physical, geometrical, and ambient temperature effects on the 
device performance in IC chips. The selection of devices and device charac-
teristics for data acquisition is described in the following subsections.
12.2.1.1 Selection of Devices
In order to collect data for compact model parameter extraction, a set of 
devices are selected, representing the entire design space to properly charac-
terize the detailed physics of the device operation formulated by the  target 












Generation of model library
Generation of parameter file
FIGURE 12.1
A generalized methodology to generate compact device model library for circuit CAD; each 
task in the flowchart depends on the target device technology, target compact model, and the 
target VLSI circuit for computer analysis. 
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and devices to extract real-device effects describing physical and geometri-
cal effects. With reference to BSIM4 model, the device selection criteria for 
extracting the compact device model parameters of a target CMOS  technology 
is shown in Figure 12.2 [2–4].
As shown in Figure  12.2, the set of selected devices must include the 
 minimum and maximum geometries intended for IC chip design. If Lmin and 
Lmax represent the shortest and longest devices, respectively, used in the cir-
cuit and Wmin and Wmax represent the narrowest and widest devices, respec-
tively, used in the circuit, then the set of devices must include Lmin ≤ L ≤ Lmax 
and Wmin ≤ W ≤ Wmax. The accuracy of model library may be improved by 
fitting data from a large number of devices in the set. However, for efficient 
model generation, a minimum number of devices is selected as described 
in Figure 12.2 by required and optional devices. As shown in Figure 12.2, 
device 1 is used to extract the core model parameters  independent of 
real-device effects, group 2 devices are used to model the  channel length 
dependence (SCEs), group 3 devices are used to model the channel width 












Typical device selection criteria for compact MOSFET models: device 1 is used to extract the 
core model parameters, group 2 devices are used to model the channel length dependence, 
group 3 devices are used to model the channel width dependence, and group 4 devices are 
used to model short devices; Lmin and Lmax represent the shortest and longest devices used in the 
circuit, respectively, and Wmin and Wmax represent the narrowest and widest devices used in 
the circuit, respectively; ⚫ represents the devices required for modeling whereas ☆ represents 
the optional devices that can be used for model verification and further optimization of the 
model parameters. 
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of the shortest device. Note that in most cases, Lmin represents the nominal 
device of the target technology node.
12.2.1.2 Selection of Device Characteristics
As discussed in Chapter 4 and 5 for MOSFETs and Chapter 11 for bipolar junc-
tions transistors, the device operation is  typically characterized by distinct 
regions, and compact models are developed to mathematically describe each 
region by separate equations or a single model. In most compact models, the 
device performance in each mode of device operation is described by a set 
of model parameters. Thus, a set of device characteristics such as current- 
voltage (I–V) and capacitance-voltage (C–V) is required to fit the model 
equations to each operating region of device  characteristics and extract the 
corresponding model parameters of the selected set of devices.
Again, to illustrate the selection of device characteristics for compact mod-
eling, let us use BSIM4 regional model. The MOSFET device is primarily char-
acterized by subthreshold, linear, and saturation regions. Thus, to model the 
entire device characteristics for the selected set of devices of a  target technol-
ogy, the device data are obtained under the appropriate  biasing conditions 
determined by the target supply voltage, Vdd, at the target operating range of 
the ambient temperature (T) of the devices in the IC chips. Table 12.1 shows 
a typical set of device characteristics required for compact modeling of the 
selected MOSFET devices of a specific technology under different  gate-source, 
drain-source, and body-source voltages Vgs, Vds, and Vbs, respectively.
A similar set of device data are obtained for PMOS (n-type body with p+ 
source-drain) devices by changing the sign of the operating applied voltages.
In addition, the source-drain pn-junction I–V and C–V characteristics are 
obtained for both NMOS (p-type body with n+ source-drain) and PMOS 
(n-type body with p+ source-drain) devices to extract the source-drain diode 
model parameters. The diode model is an integral part of MOSFET compact 
model, and therefore, diode characteristics are part of data collection for 
compact MOSFET modeling. For analog/RF modeling, the additional set of 
required device characteristics is obtained.
The rev0 compact model of a target technology can be generated from the 
numerical device simulation data for the feasibility study and early IC design 
evaluation [5–7]. However, in order to generate the final compact device 
model of a technology for product design in CAD environment and release 
to process design kit (PDK), the measurement data are collected from a single 
die, referred to as the golden die of a specific silicon wafer, referred to as the 
golden wafer. The golden die of the golden wafer provides the target device 
performance of the target technology node [6].
In order to develop a statistical model library, the required set of data shown 
in Table  12.1 is collected from different silicon die, wafers, and different 
wafer lots over a period of time. Then from the statistical distribution of data 
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set, process variability–induced device model parameters are obtained as 
discussed in Chapter 8 [6–9].
12.2.2 Data Fitting to Extract Compact Model Parameters
After the required data acquisition for modeling, the data set is formatted 
to the required format of the parameter extraction tool used for compact 
model parameter extraction [3,4]. The detailed parameter extraction routine 
is described in each tool [3,4]. A brief outline for fitting the data to the device 
compact model is shown in the flowchart in Figure 12.3.
Figure 12.4a–f shows the typical measured and fitted nMOSFET device char-
acteristics of an advanced CMOS technology obtained by BSIMProPlus [3]. 
The fitted data are within the acceptable range of tolerance to build the 
model card of the representative CMOS technology.
In addition to fitting the basic device characteristics, the first and second 
derivatives of I–V curves are fitted to extract the model parameters related to 
gm, Rout, and so on for both NMOS and PMOS devices.
TABLE 12.1
Selection of NMOS Device Characteristics for the Basic BSIM4 Compact Model 
Parameter Extraction: All Characteristics are Obtained in the Ambient Temperature 
Range −55°C < T < 125°C
Device 
Data Vds (V) Vgs (V) Vbs (V) Objective
Ids − Vgs Constant: 
~50 mV
Ramp: 0 to 1.1*Vdd 
step ~ 50 mV
Constant: 0 to −Vdd, 
step ~ −1.1*Vdd/4
Subthreshold region 




Ramp: 0 to 1.1*Vdd 
step ~ 50 mV





0 to 1.1*Vdd, 
step ~50 mV
Constant: 0 to 
1.1*Vdd step 
~ 1.1*Vdd/4
Constant: 0, −Vdd/2, 
−Vdd
High field effect 
parameter extraction, 
e.g., output resistance 
and early voltage 
parameters
Cgg − Vgs 0 Ramp: −1.1*Vdd to 
+1.1*Vdd
0 Intrinsic capacitance 
model parameter 
extraction
Cgs − Vgd Ramp: 0 to 
1.1*Vdd
Constant: 0 to 
1.1*Vdd step 
~ 1.1*Vdd/4
0 Intrinsic capacitance 
model parameter 
extraction





0 Intrinsic capacitance 
model parameter 
extraction
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12.2.3 Generation of Parameter Files
After the parameter optimization to fit the measured device characteristics with 
the simulation data obtained by extracted model parameters, the parameters 
for both NMOS and PMOS devices are saved into the respective parameter 
files. A typical parameter file includes device information such as W, L, device 
type, and the list of optimized model parameters of the compact model used.
The parameter files are verified to check the accuracy of fitting. This can 
be achieved graphically using the parameter extraction tool by (1) compar-
ing the simulated device characteristics obtained by the parameter file to the 
measured device characteristics of a different set of device dimensions other 
than that used for parameter extraction, (2) comparing the simulated device 
characteristics with the measured device characteristics at temperatures 
other than that used for parameter extraction, (3) comparing the simulated 
device characteristics with the measured device characteristics at different 
bias point other than that used for extraction, (4) checking for discontinuities 
in the first- or second-order derivative of current (gm, Rout, etc.), and (5) using 
external circuit CAD tool (e.g., HSPICE) to check for convergence issues. The 
verified parameter files are then used to generate the final model library.





Device 1 I−V data: Extract
core DC model parameters
Group 4 device I−V data: Extract
small-geometry dependent DC model parameters
Check C−V
Group 3 device I−V data: Extract
W-dependent DC model parameters
Extract temperature coefficients




Group 2 device I−V data: Extract
L-dependent DC model parameters
FIGURE 12.3
A general outline to extract compact MOSFET model parameters of a target VLSI technology; 
the regional compact MOSFET model like BSIM4 is used to illustrate the parameter extraction 
procedure. 
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12.2.4 Generation of Compact Model Library
The parameter files for both NMOS and PMOS devices obtained by fitting 
device characteristics with the target model (e.g., BSIM4) are assembled 
together to form the model card. A typical industry standard compact model 
library consists of a set of model cards that include logic with performance 
options, analog/RF, and SRAM as well as interconnect models. In this chap-
ter, we describe the methodology to generate a simple compact MOSFET 
model that includes the real-device effects and process variability for device 
analysis in circuit CAD. To illustrate the methodology to generate com-
pact model library, examples of a MOSFET and an SRAM model cards are 
 presented in section, Sample Model Cards at the end of this chapter.


















Max error = 1.87%
W/L/T = 1./2.6e-002/25.  Vds = 0.05V:0:Id − Vgs
RMS error = 0.74%
Vbs(V) =




















Max error = 1.87%
W/L/T = 1./2.6e-002/25.  Vds = 0.05V:0:Id − Vgs
RMS error = 0.74%
Vbs(V) =
FIGURE 12.4
Measured data of an nMOSFET device with W = 1 μm and L = 26 nm fitted with BSIM4 model: 
(a) Id − Vgs characteristics at low Vds to extract linear region model parameters; (b) log(Id) − Vgs 
characteristics at low Vds to extract subthreshold model parameters. (Continued)
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A typical model card includes separate subsections describing (1) general 
information of the contents and usage of the model card, (2) process cor-
ners to model the device and circuit performance variability due to process 
variability, and finally (3) the properly parameterized model parameters to 
 simulate different performance corners as discussed next.
12.2.4.1 Modeling Systematic Process Variability
Modeling process variation is critical in advanced ICs to design variabil-
ity-aware VLSI circuits and IC chips [6–9]. The detailed modeling of pro-
cess variability is described in Chapter 8 including the selection of process 














Max error = 3.03%
W/L/T = 1./2.6e-002/25.  Vds = 0.90V:1:Id − Vgs
RMS error = 1.49%














Max error = 3.03%
W/L/T = 1./2.6e-002/25.  Vds = 0.90V:1:Id − Vgs












Measured data of an nMOSFET device with W =  1 μm and L =  26 nm fitted with BSIM4 
model: (c) Id − Vgs characteristics at Vds = Vdd to extract saturation region model  parameters; 
(d)  log(Id)  −  Vgs characteristics at low Vds  =  Vdd to extract off-state leakage current model 
parameters. (Continued )
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variability-sensitive model parameters for corner modeling. Table 12.2 shows 
a typical corner file for nMOSFETs with selected parameters to illustrate the 
corner file generation technique.
In Table 12.2, TT defines the typical values of the extracted model parameters 
at room temperature for NMOS and PMOS devices; SS, FF, SF, and FS define 
the parameters for slow NMOS and slow PMOS, fast NMOS and fast PMOS, 
slow NMOS and fast PMOS, and fast NMOS and slow PMOS, respectively, as 
described in Chapter 8 [6,7]. It is to be noted that SS, FF, SF, and FS represent 
the worst case speed (WS), worst case power (WP), worst case zero (WZ), 
and worst case one (WO), respectively [6,7]. Each instance parameter (delta) 
defines the variance of the corresponding model parameter. In  Table  12.2, 















Max error = 4.38%
W/L/T = 1./2.6e-002/25.  Vbs = 0.00V:1:Id − Vgs
RMS error = 2.34%
Vgs(V) =







Max error = 3.58%
W/L/T = 1./2.6e-002/25.  Vbs = 0.30V:2:Id − Vgs

















Measured data of an nMOSFET device with W = 1 μm and L = 26 nm fitted with BSIM4 model: 
(e) Id − Vds characteristics for different Vgs and Vbs = 0 to extract saturation region model parameters 
including early voltage and output resistance model parameters; and (f) Id − Vds characteristics for 
different Vgs and Vbs to extract body bias–dependent saturation region model parameters.
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delta is the 3σ variation of the mean value of the corresponding parameter; 
where σ is the variance of the statistical distribution of the model parameter.
Let us consider a typical parameter file of a standard Vth (svt) device of a 
CMOS technology. A typical parameter is then parameterized in the model 
card as: TT ± delta. Thus, the model parameter VTH0 is parameterized for 
SS and FF corners as
 VTH VTH0 0= ± dvthn svt_  (12.1)
where:
dvthn_svt defines the 3σ value of Vth variation of svt devices and is defined 
in the header file of a typical compact model card for each corner 
used in the model card
It has different values for different corners as determined by the variance 
shown in Table 12.2.
For statistical compact modeling, each instance parameter is obtained from 
the statistical distribution of the corresponding parameter, whereas for a fixed 
corner model, a historical standard percentage of variation of the selected 
parameters is used to define process corners [6,7]. For Monte Carlo (MC) and 
statistical corner modeling, the σ values obtained from the statistical distri-
bution of each variability  sensitive model parameters are used, as shown in 
Table  12.2. The detailed statistical  modeling methodology and variability-
aware circuit design is discussed in Chapter 8. In HSPICE circuit CAD tool, 
the variation for MC analysis is defined by
 dvthn svt globalmcflag agauss_ , ,= ⋅ ⋅( ) ( )3 0 1 3σ  (12.2)
where:
globalmcflag is a switch or flag that is used to turn on or off the model for 
circuit simulation
agauss(0,1,3) defines the probability distribution function of Vth variation
Equations 12.1 and 12.2 are used in the model card shown at the end of this 
chapter.
12.2.4.2 Modeling Mismatch
The mismatch modeling and parameter selection techniques are described 
in Chapter 8. Considering only threshold voltage mismatch, primarily due 
to ran dom discrete doping, the mismatch in threshold voltage is given by 
(Equation 8.20)









, = =∆  (12.3)
where:
Avt is the mismatch coefficient
WL is the area of the device (Chapter 8)
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Let us define sigvtp_svtp as the mismatch in Vth of svt PMOS devices, cvtp is 
the mismatch coefficient, and 1/ WL  is the geometrical factor (geo_fac); then 
the Vth mismatch is modeled by
 sigvtp svtp cvtp svtp geo fac mismatchflag_ _ _= ( ) ⋅ ( ) ⋅  (12.4)
where
cvtp_svtp = ‘avtp/1.414214’; 
lef = ‘l-5.6E-09’; wef = ‘w/n_fingers+0E-09’; and geo_fac = ‘1/ sqrt(multi*n_ 
fingers*lef*wef)’ with
lef and wef are used to define the effective channel length and width (w), 
respectively, n_fingers represents the number of gate geometries in 
the layout of a transistor, and multi is a number. 
Again, the mismatchflag is used to turn on and off the model in circuit analysis.
In corner simulation, only geometry dependent fixed mismatch can be 
modeled by using a flag to appropriately call the model if desired without 
MC simulation use
 ‘ _ _ _sigvtp vtp cvtp svtp geo fac globalsigmavtflag= ( ) ⋅ ( ) ⋅  (12.5)
For MC statistical model the mismatch is modeled by one-sigma variation of 
the parameter in space
 ‘ _ _ _ , ,sigvtp svtp cvtp svtp geo fac agaus mismatchfl= ( ) ⋅ ( ) ⋅ ( ) ⋅0 1 1 ag  (12.6)
where the mismatch parameter, avtp, for p-channel devices is extracted from 
the sigma(delta_vt) versus 1/ WL plots. The expressions given in Equations 
12.4 through 12.6 are used in generating compact model cards in the exam-
ples shown at the end of this chapter.
12.2.4.3 Generate Model Card
Finally, use the above formulations to develop a compact model card for circuit 
CAD. In reality, the corner files, header files, and other files can be kept sepa-
rate in the model library and a simple script file can be used to call the relevant 
models for circuit analysis. In this chapter all the relevant files are integrated 
into a single comprehensive compact model card. To illustrate the basic proce-
dure, a compact MOSFET model card ex1mod0p1.l and an SRAM model card 
sram127hp.l are presented at the end of this chapter. Note that due to continuous 
updates of compact model formulations and CAD environment, appropriate 
changes in the parameters of the model library may be needed to use the model 
for circuit CAD. Again, the model cards represent BSIM4 model for HSPICE cir-
cuit CAD tool. The model parameters are defined in BSIM4 user’s manual [2–4].
The model card ex1mod0p1.l is a statistical model that can be used for  corner 
analysis of a VLSI circuit as well as MC statistical analysis of the circuit by 
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selecting appropriate switches or flags. The different flags are described in 
the header section of the model card. The model card can be set up for  corner 
simulation by turning off all the flags for MC simulation. Different flags used 
for MC simulation and their functions are summarized in Table 12.3. Some of 





The parameters of the systematic and random Gaussian distribution functions used in gener-
ating the compact model card using HSPICE circuit CAD. 
TABLE 12.3
Definition of Different Parameters and Their Functions as Used in the Model Card
Parameter Description
globalnmean
Sets the mean of the systematic variation agauss for NMOS in MC 
simulation; e.g., globalnmean = 2 for a mean of 2-sigma (default = 0)
globalpmean
Sets the mean of the systematic variation agauss for PMOS in MC 
simulation; e.g., globalpmean = 2 for a mean of 2-sigma (default = 0)
globalnsigma
Sets the width of the local systematic variation agauss for NMOS 
(default: 1)
globalpsigma
Sets the width of the local systematic variation agauss for PMOS 
(default: 1)
globalnmeansigma
Sets the spread of the distribution of die means for NMOS in total 
MC variation (default: 2.8284) (die-to-die)
globalpmeansigma
Sets the spread of the distribution of die means for PMOS in total 
MC variation (default: 2.8284) (die-to-die)
globalsigmavtflag = 1 Adds a fixed 1-sigma VTH variation offset to a fixed systematic 
corner (default)
globalmismatchflag = 1 Enables mismatch (random variation) in MC simulations
globalmismatchnsigma
Set the width of the mismatch agauss (random variation) for NMOS 
(default: 3)
globalmismatchpsigma
Set the width of the mismatch agauss (random variation) for PMOS 
(default: 3)
mismatchflag = 1 Enables mismatch per device (instance parameter)
sigmavt
Sets the point on the distribution for VTH for a fixed corner per 
device (instance parameter); this includes ONLY RDD and LER 
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12.2.5 Model Validation
After the generation of the model library, a number of simulation experi-
ments are performed to verify the accuracy and predictability of the model 
prior to release to production for circuit CAD. Different model cards (e.g., 
logic and SRAM) have different requirements for model validation and 
there are several ways to check the robustness of the extracted model. 
In general, the model validation includes (1) verification of the simulated 
device performance matrix such Ion, Ioff, Vth, and ring-oscillator speed to the 
target specifications; (2) scalability of device performance; and (3) compati-
bility with external circuit simulation tools to ensure convergence of  circuit 
simulation.
12.3 Model Usage
The usage of the model cards or library is described in the example model 
library. The model card similar to ex1mod0p1.l can be used for corner simula-
tion using systematic ±3σ extreme corners (SS, FF) and (FS, SF) intermedi-
ate corners defined in Table 12.2 as well as MC statistical analysis. In order 
to select appropriate simulation setup (e.g., corners or MC), the appropri-
ate input command must be used to select the flags in HSPICE netlist. The 
appropriate switches (flags) to turn on or off the target method of simulation 
using ex1mod0p1.l are shown in Table 12.4.
Thus, for circuit analysis using the model card in ex1mod0p1.l, the follow-
ing commands are used in HSPICE circuit input file or netlist.
TABLE 12.4
Assignment of Different Flags in the HSPICE Netlist to Set up Circuit Analysis 



















0 0 0 * * *
Total variation Fixed 
corners
0 1 0 * * *








MC 1 0 1 Systematic 
mean





MC 1 0 0 * * *
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.lib ‘lib’ TT (or SS, FF, FS, and SF)
.param globalmismatchflag = 0 $ disable MC mismatch
.param globalsigmavtflag = 1 $  enable fixed Vth mismatch 
offset
.param globalmcflag = 0 $ disable MC systematic variation
Figure 12.6a shows the simulated corner points along with the simulated TT 
values of nMOSFET on current, IONN versus pMOSFET on current, IONP 



















































Simulated IONN versus IONP of a typical CMOS technology obtained by HSPICE circuit 
CAD using a model card similar to ex1mod0p1.l: (a) corner simulation and (b) MC analysis with 
 simulated corner values superimposed.
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For MC simulation using ±3σ distribution for systematic variation and ±1σ 
variation in mismatch, we can use the following commands in the HSPICE 
netlist
.lib ‘lib’ MC
.param globalmismatchflag = 1 $ enable MC mismatch
.param globalsigmavtflag = 0 $  disable fixed Vth mismatch 
offset
.param globalmcflag = 1 $ enable MC systematic variation
Figure 12.6b shows the MC simulation results of IONN versus IONP for the 
same CMOS technology. The corner values are shown for comparison only.
Figure 12.7a and b show the simulated distribution of IONN versus IONP 
obtained by MC (local and global) analysis around TT and MC mismatch 
simulation around SS and FF corners, respectively. Again, the corner val-
ues are shown for comparison only. The simulated mismatch distribution 
in Figure 12.7a shows that some of the worst-case (SS) speed die are pulled 
toward the TT values. This offers realistic prediction of actual speed since 
all transistors are not pinned to the worst-case device value. Similarly, the 
simulated mismatch distribution in Figure  12.7b shows that some of the 
worst-power (FF) die are pulled toward the TT values, thus offering a better 
estimate of average power of the FF devices.
Table 12.5 presents a qualitative evaluation of simulation outcome using 









MC (global + local)
Statistical corners

















Simulated IONN versus IONP of a typical CMOS technology obtained by HSPICE circuit 
CAD using a model card similar to ex1mod0p1.l: (a) total MC distribution around the TT val-
ues and MC mismatch distribution at SS corner. (Continued)
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12.4 Summary
A brief overview of generating statistical compact MOSFET model library 
and its usage is described. The generation of compact model library involves 
selection of device structures and device characteristics to capture the real-
device effects in describing the device performance in IC chips. The data 
acquisition and data fitting to generate the model parameters and parameter-
ization of the process variability-sensitive model parameters are critical for 
statistical compact model. It is shown that a comprehensive simple statistical 
model library can be developed and used by implementing different switches 
or flags to turn on or off the relevant models for circuit CAD. The example 
model files are provided to expose readers to the statistical models and model 























MC (global + local)
Statistical corners
MC (local), globalpmean = 3, globalpmean = 3
FIGURE 12.7 (Continued)
Simulated IONN versus IONP of a typical CMOS technology obtained by HSPICE circuit CAD 
using a model card similar to ex1mod0p1.l: (b) total MC distribution around the TT values and 
MC mismatch distribution at FF corner. 
TABLE 12.5
Comparison of Nanoscale MOSFET Circuit Simulation Results using Different 













Discrete; artificial Easy Fast to moderate
Statistical corner Pass/Fail: realistic Discrete wafer data Complex Moderate
Monte Carlo Yield: mismatch Distribution Complex Long
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Sample Model Cards
1. Compact Model of an Advanced CMOS Technology 
*************************************************************
* Example1: 20 nm CMOS technology node MOS Hspice model library
*************************************************************
* Version: ex1mod0p1.l *** January 21, 2015 ***




*  This Rev0 version of sample SPICE model is based on two-




* History of model updates
*------------------------------------------------------------------------------------------
*  Jan 20, 2015: model created from TCAD-based data – only 
*  selected parameters are shown in the model card to illustrate 









* Hspice Version: 2007.03, 2008.03, 2009.03
*
* Library includes standard-Vth (svt) corner libraries:
* .lib ‘ex1mod0p1.l’ TT
* .lib ‘ex1mod0p1.l’ FF
* .lib ‘ex1mod0p1.l’ SS
* .lib ‘ex1mod0p1.l’ SF
* .lib ‘ex1mod0p1.l’ FS
* .lib ‘ex1mod0p1.l’ MC
*
* .options scale=1
* XXX = svt 
* Transistor sub-circuits
*  p4_XXX : PMOS XXX vt Ldrawn = 0.026-u, Wdrawn = 1-u
* x0 d g s b
* +p4_svt w=w l=l  $$ REQUIRED
*
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* -------------------------- optional --------------------------
*  + z=z $$ default = 0.1n: s/d length from
* channel
*  + ad=ad as=as pd=pd ps=ps $$ default = function of w, l, z
*  + n_fingers=#fingers $$ default=1
*  + sigmavt=(instance sigvt) $$ default=0
*  + mismatchflag=(0|1) $$ default=0
*
* n4_XXX : NMOS XXX vt Ldrawn = 0.026u, Wdrawn = 1u
*  x0 d g s b
*  +n4_svt w=w l=l $$ REQUIRED
*
* --------------------------- optional -----------------------------
*  + z=z $$ default = 0.1n : s/d length from
* channel
*  + ad=ad as=as pd=pd ps=ps  $$ default = function of w, l, z
*  + n_fingers=#fingers $$ default=1
*  + sigmavt=(instance sigvt) $$ default=0
*  + mismatchflag=(0|1) $$ default=0
*
* For statistical modeling using Monte Carlo simulation, use:
* .lib ‘ex1mod0p1.l’ MC
*
*  Use flags to simulate different sources of process 
* variability, For example, to simulate local variation, set 






* MC simulations globalsigmavtflag globalmcflag globalmismatchflag
* -------------- ----------------- ------------ ------------------
* MC (Global + Local) 0 1 1
* MC (Global) 0 1 0
* MC (Local) 0 0 1
*
*  Example of user-defined (mismatch parameter) “avt” values in
* Hspice netlist:
*         .param avtp=1.0e-9
*         .param avtn=1.0e-9
*
*  Use the following command to include the appropriate library 
* for typical N and typical P (TT) models
* .lib ‘ex1mod0p1.l’ TT
*
* Temperature Range : 25C
* Vds Range         : 0 ~ 0.9 V
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* Vbsn Range     : 0.3 V (forward) ~ -0.5 V (reverse)

























































* VT TYPE = SVT (standard VT)
*************************************************************
**************** SVT Library of Typical Case *****************
.LIB TT_svt
.param sdvtncorn = 0
.param sdvtpcorn = 0
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = 0
.param gpmean = 0
.param gnsigma = 0
.param gpsigma = 0
*
.param
+toxn_svt = 1.0800E-09 dxln_svt = 0
+dxwn_svt = 0  dvthn_svt = 0 
+cjn_svt =  3.2010E-03 cjswn_svt = 1.0000E-14
+cjswgn_svt = 1.9383E-10 cgon_svt = 1.5000E-11  
+cgln_svt = 1.0000E-11 drdswn_svt = 0
.param
+toxp_svt = 1.1398E-09 dxlp_svt = 0
+dxwp_svt = 0  dvthp_svt = 0 
+cjp_svt = 3.9056E-03 cjswp_svt = 1.0000E-14
+cjswgp_svt = 2.5218E-10 cgop_svt = 3.3205E-12




********** SVT Library of SNSP Corner Case with RDD **********
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.LIB SS_svt
.param sdvtncorn = 1
.param sdvtpcorn = 1
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn,cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = 1
.param gpmean = 1
.param gnsigma = 0
.param gpsigma = 0
*
.param
+toxn_svt = 1.1081E-09 dxln_svt = 1.2000E-09  
+dxwn_svt = -2.7000E-09 dvthn_svt = 1.5058E-02  
+cjn_svt = 3.4251E-03 cjswn_svt = 1.0700E-14
+cjswgn_svt = 2.0740E-10 cgon_svt = 1.3950E-11  
+cgln_svt = 9.3000E-12 drdswn_svt = 4.9500E+00
.param
+toxp_svt = 1.1683E-09 dxlp_svt = 1.2000E-09   
+dxwp_svt = -2.7000E-09 dvthp_svt = -2.3075E-02  
+cjp_svt = 4.1799E-03 cjswp_svt = 1.0700E-14
+cjswgp_svt = 2.6983E-10 cgop_svt = 3.0881E-12  




********* SVT Library of FNFP Corner Case with RDD **********
.LIB FF_svt
.param sdvtncorn = -1
.param sdvtpcorn = -1
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB.
** g[np]sigma is always 0 when using fixed corners
.param gnmean = -1
.param gpmean = -1
.param gnsigma = 0
.param gpsigma = 0
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*
.param
+toxn_svt = 1.0519E-09 dxln_svt = -1.2000E-09   
+dxwn_svt = 2.7000E-09 dvthn_svt = -1.5058E-02  
+cjn_svt = 2.9769E-03 cjswn_svt = 9.3000E-15
+cjswgn_svt = 1.8026E-10 cgon_svt = 1.6050E-11  
+cgln_svt = 1.0700E-11 drdswn_svt = -4.9500E+00
.param
+toxp_svt = 1.1113E-09 dxlp_svt = -1.2000E-09   
+dxwp_svt = 2.7000E-09 dvthp_svt = 2.3075E-02  
+cjp_svt = 3.6313E-03 cjswp_svt = 9.3000E-15
+cjswgp_svt = 2.3453E-10 cgop_svt = 3.5529E-12  




********** SVT Library of SNFP Corner Case with RDD **********
.LIB SF_svt
.param sdvtncorn = 0
.param sdvtpcorn = -0
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB.
** g[np]sigma is always 0 when using fixed corners
.param gnmean = 1
.param gpmean = -1
.param gnsigma = 0
.param gpsigma = 0
*
.param
+toxn_svt = 1.0800E-09 dxln_svt = 0  
+dxwn_svt = -2.7000E-09 dvthn_svt = 1.0040E-02  
+cjn_svt = 3.4251E-03 cjswn_svt = 1.0700e-14
+cjswgn_svt = 2.0740E-10 cgon_svt = 1.3950E-11  
+cgln_svt =  9.3000E-12 drdswn_svtc = 0
.param
+toxp_svt = 1.1398e-09 dxlp_svt = 0  
+dxwp_svt = -2.7000E-09 dvthp_svt = 1.5380E-02   
+cjp_svt = 3.6313E-03 cjswp_svt = 9.3000E-15
+cjswgp_svt = 2.3453E-10 cgop_svt = 3.5529E-12  
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********** SVT Library of FNSP Corner Case with RDD **********
.LIB FS_svt
.param sdvtncorn = -0
.param sdvtpcorn = 0
**  Need these defined since the parameters created for MC are 
*  in the sub- circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB.
** g[np]sigma is always 0 when using fixed corners
.param gnmean = -1
.param gpmean = 1
.param gnsigma = 0
.param gpsigma = 0
*
.param
+toxn_svt = 1.0800E-09 dxln_svt = 0  
+dxwn_svt = 2.7000E-09 dvthn_svt = -1.0040E-02  
+cjn_svt = 2.9769E-03 cjswn_svt = 9.3000E-15
+cjswgn_svt = 1.8026E-10 cgon_svt = 1.6050e-11  
+cgln_svt = 1.0700E-11 drdswn_svt = 0
.param
+toxp_svt = 1.1398e-09 dxlp_svt = 0  
+dxwp_svt = -2.7000e-09 dvthp_svt = -1.5380E-02  
+cjp_svt = 4.1799E-03 cjswp_svt = 1.0700e-14
+cjswgp_svt = 2.6983E-10 cgop_svt = 3.0881E-12  





*                   SVT MC MODEL LIBRARY                     *
*************************************************************
.lib MC_svt     





** globalp/nmean=n shifts mean of systematic agauss by n*sigma
** global[pn]meansigma variation of mean to be added to g[np]sigma
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** defaults are g[np]sigma=1, g[np]msigma=2.83
**  sampling should be the same for each iteration (i.e. not 
instance based)
.param gnmean=’(globalmcflag==1)*((Agmn*globalnmeansigma) + 
globalnmean)/3’
.param gpmean=’(globalmcflag==1)*((Agmp*globalpmeansigma) + 
globalpmean)/3’
** globalp/nsigma=m multiplies stdev of systematic agauss by m
**  this scale factor is passed to subcircuit to vary systematic 
*  variation by instance
.param gnsigma=globalnsigma*(globalmcflag==1)/3
.param gpsigma=globalpsigma*(globalmcflag==1)/3
.param sdvtpcorn = 0








* weff = w/nf
* wnflag = 1 size bin w/nf
* wnflag = 0 size bin w
*
* fixed nf=1 and use instance mult factor to capture folding
*  setting instance of these subckts with parameter nf!=1 have 
* no effect area/peri default calculation assumes nf=1
.subckt p4_svt D G S B









** must make default sigmavt=0, i.e., no instance parameter
** sdvtp/ncorn in TT,SS,... takes care of corners sigvt when
*  globalsigmavtflag=1




** instance based sampling of systematic variation
** g[pn]mean varying in clock step for each instance
** defined in calling library MC_svt using global[np]mean and
*  global[np]meansigma























+toxp_svt = ‘1.1398E-009 + ( 2.8414E-011*((A0p*gpsigma) + gpmean))’
+dxlp_svt = ‘0.0000E+000 + ( 1.2000E-009*((A1p*gpsigma) + gpmean))’
+dxwp_svt = ‘0.0000E+00 + (-2.7000E-009*((A2p*gpsigma) + gpmean))’
+dvthp_svt = ‘0.0000E+00 + (-2.3075E-002*((A3p*gpsigma) + gpmean))’
+cjp_svt = ‘3.9056E-003 + ( 2.7427E-004*((A4p*gpsigma) + gpmean))’
+cjswp_svt = ‘1.0000E-014 + ( 7.0000E-016*((A5p*gpsigma) + gpmean))’
+cjswgp_svt = ‘2.5218E-01 + ( 1.7653E-011*((A6p*gpsigma) + gpmean))’
+cgop_svt = ‘3.3205E-012 + (-2.3244E-013*((A7p*gpsigma) + gpmean))’
+cglp_svt = ‘6.4850E-012 + (-4.5395E-013*((A8p*gpsigma) + gpmean))’
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+sigvtp_svt=’AM0*cvtp_svt*geo_fac*globalmismatchpsigma/3 * 
((globalmismatchflag==1)||(mismatchflag==1))’




** no width effect
mp_svt D G S B pch_svt w=1e-6 l=l pd=pd ad=ad ps=ps as=as 
m=’w/1.0e-6’ nf=n_fingers wnflag=1 delvto=delvto
** width effect
*mp_svt D G S B pch_svt w=w l=l pd=pd ad=ad ps=ps as=as 
nf=n_fingers wnflag=1 delvto=delvto
*************************************************************
* BSIM4.5.0 model card for p-type devices  
*************************************************************
.model  pch_svt.1 pmos  ( level = 54
*************************************************************
*                 MODEL FLAG PARAMETERS 
*************************************************************
+lmin = 2.59e-008 lmax = 2.51e-007 wmin = ‘wmin_p_svt’ 
+wmax = ‘wmax_p_svt’ version = 4.5 binunit = 1  
+paramchk = 1 mobmod = 1 capmod = 2
+igcmod = 2 igbmod = 1 geomod = 0    
+diomod = 1 rdsmod = 0 rbodymod= 0   
+rgeomod = 0 rgatemod= 0 permod = 1
+acnqsmod= 0 trnqsmod= 0    
*************************************************************
*               GENERAL MODEL PARAMETERS 
*************************************************************
+tnom = 25 toxe = ‘toxp_svt’ toxp = 1.012e-009
+toxm = ‘toxp_svt’ dtox = 2.5e-010 epsrox = 3.9 
+toxref = 1.2e-009 wmlt = 1 wint = 0 
+lint = 4.1628e-011 ll = 0 wl = 0 
+lln = 1  wln = 1 lw = 0 
+ww = 0 lwn = 1 wwn = 1
+lwl = 0 wwl = 0 xl = ‘0+dxlp_svt’
+xw = ‘0+dxwp_svt’ dlc = 2.6887e-009 dwc = 0
+xpart = 0
*************************************************************
* DC PARAMETERS 
*************************************************************
+vth0 = ‘-0.46149+dvthp_svt+sdvtp_svt+sigvtp_svt’  k1 = 0.35256
+lk1 = -0.0024567 k2 = 0.017398 k3 = 0.27044
+k3b = 0.07434 w0 = 1e-007  dvt0 = 0.52272
+dvt1 = 0.50091 dvt2 = -0.021065 dvt0w = 0.013
+dvt1w = 5984800 dvt2w = 0.05   dsub = 4.1202
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+minv = 0.69601 voffl = -8.0716e-011 dvtp0 = 1e-013
+dvtp1 = 1e-013 lpe0 = 1.5509e-011 lpeb = 4.606e-008
+vbm = -3 xj = 5.81e-008 ngate = 1.5e+022
+ndep = 1.7e+017 nsd = 1e+020 phin = 0
+cdsc = 0.0036589 cdscb = 0.001341 cdscd = 0.00027994
 +cit = -3.2858e-018 voff = -0.11885 nfactor = 4.1034
+eta0 = 1.6875  etab = -19.429 u0 = 0.0056074
+lu0 = 0.0026234 ua = 1.1889e-009 lua = 1.448e-011
+ub = 2.8685e-019 uc = -0.11407 eu = 1
+vsat = 127540  a0 = 3.7101  ags = 2.4363
+lags = -0.25867 a1 = 0 a2 = 1
+b1 = 0 keta = 0.057369 lketa = 0.0049156
+dwg = 0     dwb = 0       pclm = 0.14801
+pdiblc1 = 0.028077 pdiblc2 = 0.00016557 pdiblcb = 0.029513
+drout = 0.51504 pvag = 0 delta = 0.002695
+ldelta = 0.0004167 pscbe1 = 7.884e+008 pscbe2 = 1.9903e-006
+fprout = 0 pdits = 0 pditsd = 0
+pditsl = 0 rsh = 0
+rdsw = ‘178.32+drdswp_svt’  rsw = 100
+rdw = 100 rdswmin = 0 rdwmin = 0
+rswmin = 0 prwg = 0.0031883 prwb = 0.25478
+wr = 1 alpha0 = 7e-011 alpha1 = 7.2e-011
+beta0 = 18.96 agidl = 1.4811e-010 bgidl = 2250600
+cgidl = 433.08  egidl = 0.021835 aigbacc = 0.43
+bigbacc = 0.054   cigbacc = 0.075 nigbacc = 1
+aigbinv = 0.35 bigbinv = 0.03    cigbinv = 0.006
+eigbinv = 1.1 nigbinv = 3 aigc = 0.43
+bigc = 0.054   cigc = 0.075 aigsd = 0.43
+bigsd = 0.054 cigsd = 0.075   nigc = 1




+cgso = ‘cgop_svt’ cgdo = ‘cgop_svt’ cgbo = 1.7739e-009
+cgdl = ‘cglp_svt’ cgsl = ‘cglp_svt’ clc = 1.2714e-011
+cle = 1 ckappas = 0.12 ckappad = 0.12
+vfbcv = -0.5008 acde = 0.414 moin = 3.2553
+noff = 2.8698 voffcv = -0.01272 lvoffcv = 0.0024
*************************************************************
* TEMPERATURE PARAMETERS 
*************************************************************
+kt1 = -0.47607 kt1l = -1.025e-010 kt2 = -0.050313
+ute = -1.75 ua1 = 4.187e-011 ub1 = -2.882e-019
+uc1 = -6.5038e-010 prt = 0 at = 71599         
*************************************************************
* NOISE PARAMETERS 
*************************************************************
+fnoimod = 1 tnoimod = 0 em = 4.1e+007 
+ef = 1 noia = 6.25e+041 noib = 3.125e+026     
+noic = 8.75e+009 ntnoi = 1             
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*************************************************************
* DIODE PARAMETERS 
*************************************************************
+jss = 7.6065e-005 jsws = 6.8173e-014 jswgs = 0  
+njs = 1.2059 ijthsfwd= 0.017908 ijthsrev= 0.1 
+bvs = 10 xjbvs = 1 pbs = 1.6835 
+cjs = ‘cjp_svt’ mjs = 0.72601 pbsws = 1             
+cjsws = ‘cjswp_svt’ mjsws = 0.5 pbswgs = 0.76056     
+cjswgs = ‘cjswgp_svt’ mjswgs = 0.424 cjd = ‘cjp_svt’ 
+cjswd = ‘cjswp_svt’ cjswgd = ‘cjswgp_svt’ tpb = 0.0020847 
+tcj = 0.00098 tpbsw = 0 tcjsw = 0 
+pbswg = 6e-005 tcjswg = 0.00047385 xtis = 3        
*************************************************************
* LAYOUT RELATED PARAMETERS 
*************************************************************
+dmcg = 0 dmdg = 0              dmcgt = 0    
+xgw = 0 xgl = 0             
*************************************************************
* RF PARAMETERS 
*************************************************************
+rshg = 0.1 gbmin = 1e-012 rbpb = 50 
+rbpd = 50 rbps = 50 rbdb = 50
+rbsb = 50 ngcon = 1 xrcrg1 = 12 
+xrcrg2 = 1             
*************************************************************
* STRESS PARAMETERS 
*************************************************************
+saref = 1e-006 sbref = 1e-006 wlod = 0   
+kvth0 = 0 lkvth0 = 0 wkvth0 = 0    
+pkvth0 = 0 llodvth = 0 wlodvth = 0  
+stk2 = 0 lodk2 = 1 lodeta0 = 1  
+ku0 = 0 lku0 = 0 wku0 = 0   
+pku0 = 0 llodku0 = 0 wlodku0 = 0  
+kvsat = 0 steta0 = 0 tku0 = 0   )
.ends
*
.subckt n4_svt D G S B








** must make default sigmavt=0, i.e. no instance parameter
** sdvtp/ncorn in TT,SS,... takes care of corners sigvt when 
*  globalsigmavtflag=1




** instance based sampling of systematic variation
** g[pn]mean varying in clock step for each instance
** defined in calling library MC_svt using globap[np]mean and
*  global[np]meansigma























+toxn_svt = ‘1.0800E-009 + ( 2.7831E-011*((A0n*gnsigma) + gnmean))’
+dxln_svt = ‘0.0000E+000 + ( 1.2000E-009*((A1n*gnsigma) + gnmean))’
+dxwn_svt = ‘0.0000E+000 + (-2.7000E-009*((A2n*gnsigma) + gnmean))’
+dvthn_svt = ‘0.0000E+000 + ( 1.5058E-002*((A3n*gnsigma) + gnmean))’
+cjn_svt = ‘3.2010E-003 + ( 2.2407E-004*((A4n*gnsigma) + gnmean))’
+cjswn_svt = ‘1.0000E-014 + ( 7.0000E-016*((A5n*gnsigma) + gnmean))’
+cjswgn_svt = ‘1.9383E-010 + ( 1.3568E-011*((A6n*gnsigma) + gnmean))’
+cgon_svt = ‘1.5000E-011 + (-1.0500E-012*((A7n*gnsigma) + gnmean))’
+cgln_svt = ‘1.0000E-011 + (-7.0000E-013*((A8n*gnsigma) + gnmean))’














** no width effect
mn_svt D G S B nch_svt w=1e-6 l=l pd=pd ad=ad ps=ps as=as 
m=’w/1.0e-6’ nf=n_fingers wnflag=1  delvto=delvto
** width effect
*mn_svt D G S B nch_svt w=w l=l pd=pd ad=ad ps=ps as=as 
nf=n_fingers wnflag=1 delvto=delvto
*************************************************************
* BSIM4.5.0 model card for n-type devices  
*************************************************************
.model  nch_svt.1 nmos  ( level = 54
*
*************************************************************
* MODEL FLAG PARAMETERS 
*************************************************************
+lmin = 2.59e-008 lmax = 2.51e-007 wmin = ‘wmin_n_svt’    
+wmax = ‘wmax_n_svt’ version = 4.5  binunit = 1
+paramchk= 1 mobmod = 1  capmod = 2 
+igcmod = 2  igbmod = 1  geomod = 0 
+diomod = 1 rdsmod = 0   rbodymod= 0       
+rgeomod = 0 rgatemod= 0  permod = 1
+acnqsmod= 0 trnqsmod= 0
*************************************************************
* GENERAL MODEL PARAMETERS 
*************************************************************
+tnom = 25 toxe = ‘toxn_svt’ toxp = 1.05e-009
+toxm = ‘toxn_svt’ dtox = 2.3e-010  epsrox = 3.9  
+toxref = 9.043737e-010 wmlt = 1 wint = 0    
+lint = 4.1539e-009 ll = 2.455641e-024 wl = 0             
+lln = 1.000054 wln = 1 lw = 0 
+ww = 0 lwn = 1 wwn = 1  
+lwl = 0 wwl = 0 xl = ‘0+dxln_svt’
+xw = ‘0+dxwn_svt’ dlc = 1.1811e-009 dwc = 1e-009        
+xpart = 0             
*************************************************************
* DC PARAMETERS 
*************************************************************
+vth0 = ‘0.30116+dvthn_svt+sdvtn_svt+sigvtn_svt’ k1 = 0.40102         
+lk1 = -0.0018 k2 = 0.036607 k3 = 80
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+k3b = 11.372 w0 = 1.4976e-008 dvt0 = 0.030258
+dvt1 = 0.27353 dvt2 = -0.1292 dvt0w = 0 
+dvt1w = 10000000 dvt2w = 0.01  dsub = 0.079604
+minv = 0.57893 voffl = -3.2236e-015 dvtp0 = 0
+dvtp1 = 0  lc = 5e-009  lambda = 0  
+vtl = 200000 lpe0 = 0   lpeb = 9.7128e-009   
+vbm = -3  xj = 5.81e-008 ngate = 1.1557e+021
+ndep = 1.7e+017 nsd = 1e+020  phin = 0
+cdsc = 0.00038013 cdscb = 0.00029951 cdscd = 0
+cit = 0.00029514 voff = -0.091517 nfactor = 4.6201          
+eta0 = 0.00011433 etab = -0.00018655  u0 = 0.053874 
+ua = 1.3724e-009 ub = 2.4451e-021 uc = -0.3327 
+eu = 1.67  vsat = 81402  a0 = 4.034  
+ags = 0.51  a1 = 1e-005  a2 = 1
+b0 = 6.0098e-015 b1 = 0   keta = 0.010603  
+lketa = 0.0030012 dwg = 0  dwb = 0
+pclm = 0.26825 lpclm = 0.0057 pdiblc1 = 0.030607
+pdiblc2 = 2.582e-005 pdiblcb = 0.01  drout = 1.1625
+pvag = 0  delta = 0.0045611 ldelta = 0.0002262
+pscbe1 = 1.1753e+009 pscbe2 = 1e-005 fprout = 0.01 
+pdits = 0  pditsd = 0  pditsl = 0
+rsh = 0  rdsw = ‘159.72+drdswn_svt’
+rsw = 100  rdw = 100  rdswmin = 0 
+rdwmin = 0  rswmin = 0  prwg = 0.15293
+prwb = 0.080695 wr = 1   alpha0 = 0 
+alpha1 = 0  beta0 = 30  agidl = 2.6078e-010
+bgidl = 4984400 cgidl = 1974.8 egidl = 0.057969
+aigbacc = 0.43 bigbacc = 0.054 cigbacc = 0.075
+nigbacc = 1  aigbinv = 0.35 bigbinv = 0.03
+cigbinv = 0.006 eigbinv = 1.1 nigbinv = 3
+aigc = 0.43  bigc = 0.054  cigc = 0.075
+aigsd = 0.43 bigsd = 0.054 cigsd = 0.075
+nigc = 1  poxedge = 1  pigcd = 1
+ntox = 1
*************************************************************
* CAPACITANCE PARAMETERS 
*************************************************************
+cgso = ‘cgon_svt’ cgdo = ‘cgon_svt’ cgbo = 2.191e-009
+cgdl = ‘cgln_svt’ cgsl = ‘cgln_svt’ clc = 2.905e-010
+cle = 1  ckappas = 0.6 ckappad = 0.6
+vfbcv = -1.1698 acde = 0.37365 lacde = -0.00145
+moin = 3.8485 lmoin = 0.022 noff = 2.118  
+lnoff = 0.0114 voffcv = 0.048569 lvoffcv = 0.00012324
*************************************************************
* TEMPERATURE PARAMETERS 
*************************************************************
+kt1 = -0.38457 kt1l = -9.0624e-012 kt2 = -0.029313
+ute = -2.895 ua1 = 1.4986e-009 ub1 = -3.2473e-018
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+uc1 = -3.5e-011 prt = 67.655 at = 36837
+lat = 16049         
*************************************************************
* NOISE PARAMETERS 
*************************************************************
+fnoimod = 1  tnoimod = 0  em = 4.1e+007
+ef = 1  noia = 6.25e+041 noib = 3.125e+026
+noic = 8.75e+009 ntnoi = 1             
*************************************************************
* DIODE PARAMETERS 
*************************************************************
+jss = 8.2539e-005 jsws = 7.9765e-012 jswgs = 8e-012
+njs = 1.2512 ijthsfwd= 4.5539e-005 ijthsrev= 0.1818
+bvs = 10 xjbvs = 1.08 pbs = 0.91838
+cjs = ‘cjn_svt’ mjs = 0.3616 pbsws = 1
+cjsws = ‘cjswn_svt’ mjsws = 0.5 pbswgs = 0.73407 
+cjswgs = ‘cjswgn_svt’ mjswgs = 0.3464  cjd = ‘cjn_svt’
+cjswd = ‘cjswn_svt’ cjswgd = ‘cjswgn_svt’ tpb = 0.0019412
+tcj = 0.00075514991 tpbsw = 0 tcjsw = 0 
+tpbswg = 1.5577e-017 tcjswg = 1.0211e-017  xtis = 3                      
*************************************************************
* LAYOUT RELATED PARAMETERS 
*************************************************************
+dmcg = 0  dmdg = 0  dmcgt = 0
+xgw = 0  xgl = 0   
*************************************************************
* RF PARAMETERS 
*************************************************************
+rshg = 0.1  gbmin = 1e-012 rbpb = 50
+rbpd = 50  rbps = 50  rbdb = 50 
+rbsb = 50  ngcon = 1  xrcrg1 = 12
+xrcrg2 = 1             
*************************************************************
* STRESS PARAMETERS 
*************************************************************
+saref = 1e-006 sbref = 1e-006 wlod = 0
+kvth0 = 0  lkvth0 = 0  wkvth0 = 0
+pkvth0 = 0  llodvth = 0  wlodvth = 0
+stk2 = 0  lodk2 = 1  lodeta0 = 1             
+ku0 = 0  lku0 = 0  wku0 = 0
+pku0 = 0  llodku0 = 0  wlodku0 = 0
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2. Sample SRAM Compact Model of an Advanced CMOS Technology 
*************************************************************
* Example2: 20-nm CMOS technology node SRAM Hspice model library
*************************************************************
* Version:    sram127hp.l *** January 20, 2015 ***




*  This Rev0 version of sample SPICE model is based on 
two-dimensional




* History of model updates
*-----------------------------------------------------------------------------------------
* Jan 20, 2015: model created from TCAD-based model
*             :  bit cell127: wxn_pd = 76.5; wxn_pg = 63.9; 








* Hspice Version: 2007.03, 2008.03, 2009.03
*
* .lib ‘sram127hp.l’ TT
* .lib ‘sram127hp.l’ FF
* .lib ‘sram127hp.l’ SS
* .lib ‘sram127hp.l’ SF
* .lib ‘sram127hp.l’ FS





* p4_pu_svt : PMOS PULL UP Ldrawn = 0.0351um, 
* Wdrawn = 0.0504u
* x0 d g s b
* +p4_pu_svt w = w  l = l $$ REQUIRED
*             
*--------------------------- optional ------------------------------
* + z=z     $$ default = 0.1n: s/d length from
* channel
* + ad=ad as=as pd=pd ps=ps $$ default = function of w, l, z
*  + n_fingers=#fingers  $$ default=1
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* + sigmavt=(instance sigvt) $$ default=0
* + mismatchflag=(0|1)  $$ default=0
*
* n4_pd_svt : NMOS PULL DOWN  Ldrawn = 0.0351u,
* Wdrawn = 0.0765u
*  x0 d g s b
*  +n4_pd_svt w=w  l=l  $$ REQUIRED
*  
*--------------------------- optional ------------------------------
* + z=z    $$ default = 0.1n: s/d length from 
* channel
* + ad=ad as=as pd=pd ps=ps $$ default = function of w, l, z
* + n_fingers=#fingers  $$ default=1
* + sigmavt=(instance sigvt) $$ default=0
* + mismatchflag=(0|1)  $$ default=0
*
* n4_pg_svt : NMOS PASS GATE Ldrawn = 0.0351u, 
* Wdrawn = 0.0639u
*  x0 d g s b
*  + n4_pg_svt w=w  l=l $$ REQUIRED
*             
*--------------------------- optional ------------------------------
* + z=z    $$ default = 0.1n: s/d length from
* channel
* + ad=ad as=as pd=pd ps=ps $$ default = function of w, l, z
* + n_fingers=#fingers  $$ default=1
* + sigmavt=(instance sigvt) $$ default=0
* + mismatchflag=(0|1)  $$ default=0
*
* For statistical modeling using Monte Carlo simulation, use:
* .lib ‘sram127hp.l’ MC
*
* Example of user-defined (mismatch parameter) “avt” values in Hspice
* netlist:
*    :.param avtp=1.0e-9



























































* SVT SRAM - Bitcell127
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****************** Library of Typical Case *******************
.LIB TT_svt
.param sdvtncorn = 0
.param sdvtpcorn = 0
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn,cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = 0
.param gpmean = 0
.param gnsigma = 0




+toxn_pd_svt = 1.6e-09 dxln_pd_svt = 0.0
+dxwn_pd_svt = 0 dvthn_pd_svt = 0
+cjn_pd_svt = 0.0030468587 cjswn_pd_svt = 1.000E-14





+toxp_pu_svt = 1.6e-09 dxlp_pu_svt = 0.0 
+dxwp_pu_svt = 0 dvthp_pu_svt = 0
+cjp_pu_svt = 0.0033668797 cjswp_pu_svt = 1.000e-014





+toxn_pg_svt = 1.6e-09 dxln_pg_svt = 0.0
+dxwn_pg_svt = 0 dvthn_pg_svt = 0 
+cjn_pg_svt = 0.0030468587 cjswn_pg_svt = 1.000E-14





************ Library of SNSP Corner Case with RDD ************
.LIB SS_svt
.param sdvtncorn = 1
.param sdvtpcorn = 1
**  Need these defined since the parameters created for MC are 
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*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = 1
.param gpmean = 1
.param gnsigma = 0




+toxn_pd_svt = 1.6412E-09  dxln_pd_svt = 1.2E-09
+dxwn_pd_svt = -2.70E-09 dvthn_pd_svt = 1.6768E-02
+cjn_pd_svt = 0.003260 cjswn_pd_svt = 1.070E-14





+toxp_pu_svt = 1.6399E-09 dxlp_pu_svt = 1.2E-09
+dxwp_pu_svt = -2.70E-09 dvthp_pu_svt = -1.8080E-02
+cjp_pu_svt = 0.003603 cjswp_pu_svt = 1.070E-14





+toxn_pg_svt = 1.6412E-09 dxln_pg_svt = 1.2E-09
+dxwn_pg_svt = -2.70E-09 dvthn_pg_svt = 1.6768E-02
+cjn_pg_svt = 0.003260 cjswn_pg_svt = 1.070E-14





************* Library of FNFP Corner Case with RDD **************
.LIB FF_svt
.param sdvtncorn = -1
.param sdvtpcorn = -1
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
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*  cj, cjsw, cjswn, cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = -1
.param gpmean = -1
.param gnsigma = 0




+toxn_pd_svt = 1.5588E-09 dxln_pd_svt = -1.2E-09
+dxwn_pd_svt = 2.70E-09 dvthn_pd_svt = -1.6768E-02
+cjn_pd_svt = 0.002834 cjswn_pd_svt = 9.3e-015





+toxp_pu_svt = 1.5601E-09 dxlp_pu_svt = -1.2E-09
+dxwp_pu_svt = 2.70E-09 dvthp_pu_svt = 1.8080E-02
+cjp_pu_svt = 0.003130 cjswp_pu_svt = 9.3e-015





+toxn_pg_svt = 1.5588E-09 dxln_pg_svt = -1.2E-09
+dxwn_pg_svt = 2.70E-09 dvthn_pg_svt = -1.6768E-02
+cjn_pg_svt = 0.002834 cjswn_pg_svt = 9.3e-015





************ Library of SNFP Corner Case with RDD ************
.LIB SF_svt
.param sdvtncorn = 1
.param sdvtpcorn = -1
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
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.param gnmean = 1
.param gpmean = -1
.param gnsigma = 0




+toxn_pd_svt = 1.6E-09 dxln_pd_svt = 0.0
+dxwn_pd_svt = -2.70E-09 dvthn_pd_svt = 1.1179E-02
+cjn_pd_svt = 0.003260 cjswn_pd_svt = 1.070E-14





+toxp_pu_svt = 1.6e-09 dxlp_pu_svt = 0.0
+dxwp_pu_svt = 2.70E-09 dvthp_pu_svt = 1.2053E-02
+cjp_pu_svt = 0.003130 cjswp_pu_svt = 9.3E-15





+toxn_pg_svt = 1.6E-09 dxln_pg_svt = 0.0
+dxwn_pg_svt = -2.70E-09 dvthn_pg_svt = 1.1179E-02
+cjn_pg_svt = 0.003260  cjswn_pg_svt = 1.070E-14





************ Library of FNSP Corner Case with RDD ************
.LIB FS_svt
.param sdvtncorn = -1
.param sdvtpcorn = 1
**  Need these defined since the parameters created for MC are 
*  in the sub-circuit
**  Sub-circuit will therefore, over-ride ‘tox, dxl, dxw, dvth, 
*  cj, cjsw, cjswn, cgo, cgl’ in this LIB. 
** g[np]sigma is always 0 when using fixed corners
.param gnmean = -1
.param gpmean = 1
.param gnsigma = 0
.param gpsigma = 0
*
*device: pull down
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.param
+toxn_pd_svt = 1.6E-09 dxln_pd_svt = 0.0
+dxwn_pd_svt = 2.70E-09 dvthn_pd_svt = -1.1179E-02
+cjn_pd_svt = 0.002834  cjswn_pd_svt = 9.3E-15





+toxp_pu_svt = 1.6e-09 dxlp_pu_svt = 0.0
+dxwp_pu_svt = -2.70E-09 dvthp_pu_svt = -1.2053E-02
+cjp_pu_svt = 0.003603  cjswp_pu_svt = 1.070E-14





+toxn_pg_svt = 1.6E-09 dxln_pg_svt = 0.0
+dxwn_pg_svt = 2.70E-09 dvthn_pg_svt = -1.1179E-02
+cjn_pg_svt = 0.002834 cjswn_pg_svt = 9.3E-15






*                   SRAM MC MODEL LIBRARY                   *
************************************************************
.lib MC_svt     





** globalp/nmean=n shifts mean of systematic agauss by n*sigma
** global[pn]meansigma variation of mean to be added to g[np]sigma
** defaults are g[np]sigma=1, g[np]msigma=2.83
**  sampling should be the same for each iteration (i.e., not 





** globalp/nsigma=m multiplies stdev of systematic agauss by m
**  this scale factor is passed to subckt to vary systematic 
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*  variation by instance
.param gnsigma=globalnsigma*(globalmcflag==1)/3
.param gpsigma=globalpsigma*(globalmcflag==1)/3
.param sdvtpcorn = 0








* weff = w/nf
* wnflag = 1  size bin w/nf
* wnflag = 0  size bin w
*
* fixed nf=1 and use instance mult factor to capture folding
*  setting instance of these subckts with parameter nf!=1 have 
no effect
* area/peri default calculation assumes nf=1
* DEVICE: PULL UP
.subckt p4_pu_svt D G S B








** must make default sigmavt=0, ie, no instance parameter





** instance based sampling of systematic variation
** g[pn]mean varying in lock step for each instance
** defined in calling library MC_svt using globap[np]mean and 
** global[np]meansigma
** existing global[np]sigma varies by instance and is defined by





















+toxp_pu_svt = ‘1.600E-09 + (3.9886E-011*((A0p*gpsigma) + gpmean))’
+dxlp_pu_svt = ‘0.000E+00 + (1.2000E-009*((A1p*gpsigma) + gpmean))’
+dxwp_pu_svt = ‘0.00E+00 + (-2.700E-009*((A2p*gpsigma) + gpmean))’
+dvthp_pu_svt = ‘0.00E+00 + (-1.8080E-02*((A3p*gpsigma) + gpmean))’
+cjp_pu_svt = ‘3.3669E-003 + (2.3644E-04*((A4p*gpsigma) + gpmean))’
+cjswp_pu_svt = ‘1.00E-014 + (7.000E-016*((A5p*gpsigma) + gpmean))’
+cjswgp_pu_svt = ‘3.103E-10 + (2.172e-11*((A6p*gpsigma) + gpmean))’
+cgop_pu_svt = ‘1.0505E-12 + (-7.354E-14*((A7p*gpsigma) + gpmean))’













** no width effect
mp_pu_svt D G S B pch_svt w=1e-6 l=l pd=pd ad=ad ps=ps as=as
m=’w/1.0e-6’ nf=n_fingers wnflag=1 delvto=delvto
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** width effect
*mp_pu_svt D G S B pch_svt w=w l=l pd=pd ad=ad ps=ps as=as
nf=n_fingers wnflag=1 delvto=delvto
*************************************************************
* BSIM4.5.0 model card for p-type devices  
*************************************************************
*
.model pch_svt.1 pmos ( level = 54
*************************************************************
* MODEL FLAG PARAMETERS 
*************************************************************
+lmin = 3e-008 lmax = 3.999e-008 wmin = ‘wmin_p_pu_svt’
+wmax = ‘wmax_p_pu_svt’ version = 4.5 binunit = 1
+paramchk= 1  mobmod = 0  capmod = 2
+igcmod = 2  igbmod = 1  geomod = 0
+diomod = 1  rdsmod = 0  rbodymod= 0
+rgeomod = 0  rgatemod= 0  permod = 1
+acnqsmod= 0  trnqsmod= 0             
*************************************************************
* GENERAL MODEL PARAMETERS 
*************************************************************
+tnom = 27  toxe = ‘toxp_pu_svt’ toxp = 1.35e-009
+toxm = ‘toxp_pu_svt’ dtox = 2.5e-010 epsrox = 3.9
+toxref = 1.2e-009 wmlt = 1  wint = 0
+lint = 2.8175e-009 ll = 0   wl = 0
 +lln = 1  wln = 1  lw = 0
+ww = 0  lwn = 1  wwn = 1
+lwl = 0  wwl = 0  xl = ‘0+dxlp_pu_svt’
+xw = ‘0+dxwp_pu_svt’    dlc = 4.0311e-009 
+dwc = 2.2731e-009    xpart = 0             
*************************************************************
* DC PARAMETERS 
*************************************************************
+vth0 = ‘-0.452+dvthp_pu_svt+sdvtp_pu_svt+sigvtp_pu_svt’
+k1 = 0.3  k2 = -0.06  k3 = 0.27044
+k3b = 0.07434 w0 = 1e-007  dvt0 = 0.01345
+dvt1 = 0.070243 dvt2 = -0.038 dvt0w = 0.013
+dvt1w = 5984800 dvt2w = 0.05  dsub = 1.7101
+minv = 0  voffl = -8.0716e-011 dvtp0 = 1e-013
+dvtp1 = 1e-013 lpe0 = 1.5509e-011 lpeb = 4.606e-008      
+vbm = -3  xj = 5.81e-008 ngate = 0
+ndep = 1.7e+017 nsd = 1e+020  phin = 0
+cdsc = 2.2788e-007 cdscb = 6.9999e-006 cdscd = 2.6e-005
+cit = 0.0006652 voff = 0.01155 lvoff = -9e-005
+nfactor = 1  lnfactor= 0.205 eta0 = 1.45
+etab = -0.59359 u0 = 0.0054227 ua = 2.3103e-011
+ub = 5.0326e-020 uc = -2.2601e-010 eu = 1
+vsat = 342000 lvsat = -3620 a0 = 1.7533
+ags = 1.28  a1 = 0   a2 = 1
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+b0 = 6.0098e-015 b1 = 0   keta = 0.17583
+lketa = -0.0019227 dwg = 0  dwb = 0
+pclm = 0.2423 pdiblc1 = 0.0012528 pdiblc2 = 0.0006
+pdiblcb = 0.029513 drout = 0.59157 pvag = 0
+delta = 0.047796 pscbe1 = 7.884e+008 pscbe2 = 1.9903e-06
+fprout = 0  pdits = 0  pditsd = 0
+pditsl = 0  rsh = 0   rdsw = 251.13
+rsw = 100  rdw = 100  rdswmin = 0
+rdwmin = 0  rswmin = 0  prwg = 0.068211
+prwb = -0.60085 wr = 1   alpha0 = 7e-011
+alpha1 = 7.2e-011 beta0 = 18.96 agidl = 2.0464e-009
+bgidl = 2250600 cgidl = 3149.6 egidl = 0.016014
+aigbacc = 0.43 bigbacc = 0.054 cigbacc = 0.075
+nigbacc = 1  aigbinv = 0.35 bigbinv = 0.03
+cigbinv = 0.006 eigbinv = 1.1 nigbinv = 3
+aigc = 0.43  bigc = 0.054  cigc = 0.075
+aigsd = 0.43 bigsd = 0.054 cigsd = 0.075
+nigc = 1  poxedge = 1  pigcd = 1
+ntox = 1 
*************************************************************
* CAPACITANCE PARAMETERS 
*************************************************************
+cgso = ‘cgop_pu_svt’ cgdo = ‘cgop_pu_svt’
+cgbo = 1.8e-012 cgdl = ‘cglp_pu_svt’
+cgsl = ‘cglp_pu_svt’ clc = 1.2714e-011 cle = 1
+ckappas = 0.12 ckappad = 0.12 vfbcv = -0.5008
+acde = 0.45177  moin = 14.182 noff = 3.1539
+voffcv = 0.12863
*************************************************************
* TEMPERATURE PARAMETERS 
*************************************************************
+kt1 = -0.47607 kt1l = -1.025e-010 kt2 = -0.050313
+ute = -1.75  ua1 = 4.187e-011 ub1 = -2.882e-019
+uc1 = -6.5038e-010 prt = 0  at = 71599
+lat = -200          
*************************************************************
* NOISE PARAMETERS 
*************************************************************
+fnoimod = 1  tnoimod = 0  em = 4.1e+007
+ef = 1  noia = 6.25e+041 noib = 3.125e+026
+noic = 8.75e+009 ntnoi = 1
*************************************************************
* DIODE PARAMETERS 
*************************************************************
+nigc = 1  poxedge = 1  pigcd = 1
+jss = 2.628e-005 jsws = 6.6059e-014 jswgs = 0
+njs = 0.97789 ijthsfwd= 0.1 ijthsrev= 0.1
+bvs = 10  xjbvs = 1  pbs = 0.9353
+cjs = ‘cjp_pu_svt’ mjs = 0.44398 pbsws = 1
+cjsws = ‘cjswp_pu_svt’   mjsws = 0.5
468 Compact Models for Integrated Circuit Design
+pbswgs = 0.76458 cjswgs = ‘cjswgp_pu_svt’
+mjswgs = 0.44846 cjd = ‘cjp_pu_svt’
+cjswd = ‘cjswp_pu_svt’  cjswgd = ‘cjswgp_pu_svt’
+tpb = 0.0020847  tcj = 0.00098 tpbsw = 0
+tcjsw = 0  tpbswg = 6e-005 tcjswg = 0.00047385
+xtis = 3             
*************************************************************
*               LAYOUT RELATED PARAMETERS 
*************************************************************
+dmcg = 0  dmdg = 0  dmcgt = 0 
+xgw = 0  xgl = 0             
*************************************************************
* RF PARAMETERS 
*************************************************************
+rshg = 0.1  gbmin = 1e-012 rbpb = 50 
+rbpd = 50  rbps = 50  rbdb = 50
+rbsb = 50  ngcon = 1
+xrcrg1 = 12  xrcrg2 = 1
*************************************************************
* STRESS PARAMETERS 
*************************************************************
+saref = 1e-006 sbref = 1e-006 wlod = 0
+kvth0 = 0  lkvth0 = 0  wkvth0 = 0
+pkvth0 = 0   llodvth = 0  wlodvth = 0
 +stk2 = 0  lodk2 = 1  lodeta0 = 1             
+ku0 = 0  lku0 = 0  wku0 = 0
+pku0 = 0  llodku0 = 0  wlodku0 = 0
+kvsat = 0  steta0 = 0  tku0 = 0   )
.ends
* DEVICE: PULL DOWN
.subckt n4_pd_svt D G S B








** must make default sigmavt=0, ie, no instance parameter





** instance based sampling of systematic variation
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** g[pn]mean varying in lock step for each instance
** defined in calling library MC_svt using globap[np]mean and 
*  global[np]meansigma





















+toxn_pd_svt = ‘1.600E-009 + (4.1231E-011*((A0n*gnsigma) + gnmean))’
+dxln_pd_svt = ‘0.000E+00 + (1.2000E-009*((A1n*gnsigma) + gnmean))’
+dxwn_pd_svt = ‘0.000E+00 + (-2.700E-009*((A2n*gnsigma) + gnmean))’
+dvthn_pd_svt = ‘0.000E+00 + (1.6768E-002*((A3n*gnsigma) + gnmean))’
+cjn_pd_svt = ‘3.0469E-003 + (2.1328E-004*((A4n*gnsigma) + gnmean))’
+cjswn_pd_svt = ‘1.000E-014 + (7.000E-016*((A5n*gnsigma) + gnmean))’
+cjswgn_pd_svt = ‘3.073E-10 + (2.1509e-11*((A6n*gnsigma) + gnmean))’
+cgon_pd_svt = ‘9.800E-012 + (-6.860E-013*((A7n*gnsigma) + gnmean))’









** fixed sigmavt offset **
.param
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+sdvtn_pd_svt=’cvtn_svt*geo_fac*((sigmavt*(globalsigmavtflag==0)) + 
(sdvtncorn*(globalsigmavtflag==1)))’
** no width effect
mn_pd_svt D G S B nch_svt w=1e-6 l=l pd=pd ad=ad ps=ps as=as
m=’w/1.0e-6’ nf=n_fingers wnflag=1  delvto=delvto
** width effect
*mn_pd_svt D G S B nch_svt w=w l=l pd=pd ad=ad ps=ps as=as
nf=n_fingers wnflag=1 delvto=delvto
*************************************************************
* BSIM4.5.0 model card for n-type devices  
*************************************************************
.model  nch_svt.1 nmos  ( level = 54
*************************************************************
* MODEL FLAG PARAMETERS 
*************************************************************
+lmin = 30.0e-009 lmax = 39.99e-009 wmin = ‘wmin_n_pd_svt’
+wmax = ‘wmax_n_pd_svt’ version = 4.5 binunit = 1
+paramchk= 1  mobmod = 0  capmod = 2
+igcmod = 2  igbmod = 1  geomod = 0
+diomod = 1  rdsmod = 0  rbodymod= 0
+rgeomod = 0  rgatemod= 0  permod = 1
+acnqsmod= 0  trnqsmod= 0
*************************************************************
* GENERAL MODEL PARAMETERS 
*************************************************************
+tnom = 27  toxe = ‘toxn_pd_svt’ toxp = 1.1822e-009
+toxm = ‘toxn_pd_svt+ 1.6e-10’  dtox = 2.3e-010
+epsrox = 3.9  toxref = 1.1822e-009 wmlt = 1
+wint = 0  lint = 1.288e-009 ll = 0
+wl = 0  lln = 1  wln = 1
+lw = 0  w = 0   lwn = 1
+wwn = 1  lwl = 0  wwl = 0
+xl = ‘0+dxln_pd_svt’   xw = ‘0+dxwn_pd_svt’ 
+dlc = 4.877e-009 dwc = 0  xpart = 0
*************************************************************
* DC PARAMETERS 
*************************************************************
+vth0 = ‘0.4192+dvthn_pd_svt+sdvtn_pd_svt+sigvtn_pd_svt’
+k1 = 0.4991  k2 = -0.0050218 k3 = 80
+k3b = 11.372 w0 = 1.4976e-008 dvt0 = 35.565
+dvt1 = 1.8  dvt2 = 0.064  dvt0w = 1.577
+dvt1w = 10000000 dvt2w = 0.01  dsub = 0.079604
+minv = 0  voffl = -3.2236e-015 dvtp0 = 0
+dvtp1 = 0  lc = 5e-009  lambda = 0
+vtl = 200000 lpe0 = 3.0161e-008 lpeb = 9.9848e-009
+vbm = -3  xj = 5.81e-008 ngate = 0
+ndep = 1.7e+017 nsd = 1e+020  phin = 0
+cdsc = 7.3987e-005 cdscb = -0.058894 cdscd = 0.066319
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+cit = 0.0023514 voff = -0.013951 nfactor = 3.1059
+lnfactor= 0.12517 eta0 = 0.0014643 etab = 8.2903e-005
+u0 = 0.12346 ua = 1e-009  ub = 7.5477e-018
+uc = 1.0139e-009 eu = 1.67  vsat = 430000
+lvsat = -6065.7 a0 = 1   ags = 30.591
+a1 = 0  a2 = 1   b0 = 6.0098e-015
+b1 = 0  keta = -0.51811 lketa = 0.015916
+dwg = 0  dwb = 0  pclm = 0.00312
+pdiblc1 = 0.16186 pdiblc2 = 0   pdiblcb = 0.01
+drout = 2.7295 pvag = 0.12445 delta = 0.11364
+pscbe1 = 6.9889e+08 pscbe2 = 1e-005 fprout = 0.01
+pdits = 0  pditsd = 0  pditsl = 0
+rsh = 0  rdsw = 265.78 rsw = 100
+rdw = 100  rdswmin = 0  rdwmin = 0
+rswmin = 0  prwg = 0.15168 prwb = 0.10181
+wr = 1  alpha0 = 0  alpha1 = 0
+beta0 = 30  agidl = 1.1566e-011 bgidl = 4984400
+cgidl = 267.18 egidl = 0.057969 aigbacc = 0.43
+bigbacc = 0.054 cigbacc = 0.075 nigbacc = 1
+aigbinv = 0.35 bigbinv = 0.03 cigbinv = 0.006
+eigbinv = 1.1 nigbinv = 3  aigc = 0.43
+bigc = 0.054 cigc = 0.075  aigsd = 0.43
+bigsd = 0.054 cigsd = 0.075 nigc = 1
+poxedge = 1  pigcd = 1  ntox = 1
*************************************************************
* CAPACITANCE PARAMETERS 
*************************************************************
+cgso = ‘cgon_pd_svt’ cgdo = ‘cgon_pd_svt’ cgbo = 1.2078e-09
+cgdl = ‘cgln_pd_svt’ cgsl = ‘cgln_pd_svt’ clc = 2.9050e-010
+cle = 1  ckappas = 0.13608 ckappad = 0.13608
+vfbcv = -1.016 acde = 0.57228 moin = 8.6897        
+noff = 2.7073 voffcv = 0.08287 lvoffcv = 0.001368      
*************************************************************
* TEMPERATURE PARAMETERS 
*************************************************************
+kt1 = -0.43841 kt1l = 2.175e-009 kt2 = -0.023067
+ute = -1.5  ua1 = 2.0242e-008 ub1 = -1.4227e-017
+uc1 = -7.6509e-010 prt = 41.946  at = 153850
+lat = 1000
*************************************************************
* NOISE PARAMETERS 
*************************************************************
+fnoimod = 1  tnoimod = 0  em = 4.1e+007
+ef = 1  noia = 6.25e+041 noib = 3.125e+026
+noic = 8.75e+009 ntnoi = 1             
*************************************************************
* DIODE PARAMETERS 
*************************************************************
+jss = 0.0001 jsws = 9e-012 jswgs = 0
+njs = 1  ijthsfwd= 0.1 ijthsrev= 0.1
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+bvs = 10  xjbvs = 1  pbs = 0.71899
+cjs = 0.00346 mjs = 0.3515  pbsws = 1
+cjsws = 1e-014 mjsws = 0.5  pbswgs = 0.6134
+cjswgs = 5.0727e-10 mjswgs = 0.41349 cjd = 0.00346
+cjswd = 1e-014 cjswgd = 5.0727e-010 tpb = 0.0015686
+tcj = 0.00076331 tpbsw = 0  tcjsw = 0
+tpbswg = 0  tcjswg = 0  xtis = 3             
*************************************************************
* LAYOUT RELATED PARAMETERS 
*************************************************************
+dmcg = 0  dmdg = 0  dmcgt = 0
+xgw = 0  xgl = 0             
*************************************************************
* RF PARAMETERS 
*************************************************************
+rshg = 0.1  gbmin = 1e-012 rbpb = 50
+rbpd = 50  rbps = 50  rbdb = 50
+rbsb = 50  ngcon = 1  xrcrg1 = 12
+xrcrg2 = 1 
*************************************************************
*   STRESS PARAMETERS 
*************************************************************
+saref = 1e-006 sbref = 1e-006 wlod = 0
+kvth0 = 0  lkvth0 = 0  wkvth0 = 0
+pkvth0 = 0  llodvth = 0  wlodvth = 0
+stk2 = 0  lodk2 = 1  lodeta0 = 1
+ku0 = 0   lku0 = 0  wku0 = 0
+pku0 = 0  llodku0 = 0  wlodku0 = 0
+kvsat = 0  steta0 = 0  tku0 = 0   ) 
.ends
* DEVICE: PASS GATE
.subckt n4_pg_svt D G S B








** must make default sigmavt=0, ie, no instance parameter
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** instance based sampling of systematic variation
** g[pn]mean varying in lock step for each instance
** defined in calling library MC_svt using globap[np]mean and 
*  global[np]meansigma





















+toxn_pg_svt = ‘1.600E-09 + (4.1231E-011*((A0n*gnsigma) + gnmean))’
+dxln_pg_svt = ‘0.000E+00 + (1.2000E-09*((A1n*gnsigma) + gnmean))’
+dxwn_pg_svt = ‘0.000E+00 + (-2.700E-09*((A2n*gnsigma) + gnmean))’
+dvthn_pg_svt = ‘0.000E+00 + (1.6768E-02*((A3n*gnsigma) + gnmean))’
+cjn_pg_svt = ‘3.0469E-03 + (2.1328E-004*((A4n*gnsigma) + gnmean))’
+cjswn_pg_svt = ‘1.000E-014 + (7.000E-16*((A5n*gnsigma) + gnmean))’
+cjswgn_pg_svt = ‘3.073E-10 + (2.1509e-11*((A6n*gnsigma) + gnmean))’
+cgon_pg_svt = ‘9.800E-012 + (-6.86E-013*((A7n*gnsigma) + gnmean))’
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** no width effect
mn_pg_svt D G S B nch_svt w=1e-6 l=l pd=pd ad=ad ps=ps as=as
m=’w/1.0e-6’ nf=n_fingers wnflag=1  delvto=delvto
** width effect
*mn_pg_svt D G S B nch_svt w=w l=l pd=pd ad=ad ps=ps as=as
nf=n_fingers wnflag=1 delvto=delvto
*************************************************************
* BSIM4.5.0 model card for n-type devices  
*************************************************************
.model  nch_svt.2 nmos  ( level = 54
*************************************************************
* MODEL FLAG PARAMETERS 
*************************************************************
+lmin = 40.0e-009 lmax = 45.10e-009 wmin = ‘wmin_n_pg_svt’
+wmax = ‘wmax_n_pg_svt’ version = 4.5 binunit = 1
+paramchk= 1  mobmod = 0  capmod = 2
+igcmod = 2  igbmod = 1  geomod = 0
+diomod = 1  rdsmod = 0  rbodymod= 0
+rgeomod = 0  rgatemod= 0  permod = 1
+acnqsmod= 0  trnqsmod= 0             
*************************************************************
* GENERAL MODEL PARAMETERS 
*************************************************************
+tnom = 27  toxe = ‘toxn_pg_svt’ toxp = 1.1822e-009
+toxm = ‘toxn_pg_svt+ 1.6e-10’  dtox = 2.3e-010
+epsrox = 3.9  toxref = 1.1822e-009 wmlt = 1
+wint = 0  lint = 1.288e-009 ll = 0
+wl = 0  lln = 1  wln = 1
+lw = 0  ww = 0   lwn = 1
+wwn = 1  lwl = 0  wwl = 0
+xl = ‘0+dxln_pg_svt’   xw = ‘0+dxwn_pg_svt’    
+dlc = 4.877e-009 dwc = 0  xpart = 0
*************************************************************
* DC PARAMETERS 
*************************************************************
+vth0 = ‘0.4192+dvthn_pg_svt+sdvtn_pg_svt+sigvtn_pg_svt’ 
+k1 = 0.4991  k2 = -0.0050218 k3 = 80
+k3b = 11.372 w0 = 1.4976e-008 dvt0 = 33.065
+dvt1 = 1.5462 dvt2 = 0.0613 dvt0w = 1.577
+dvt1w = 10000000 dvt2w = 0.01  dsub = 0.079604
+minv = 0  voffl = -3.2236e-015 dvtp0 = 0
 +dvtp1 = 0  lc = 5e-009  lambda = 0
+vtl = 200000 lpe0 = 3.0161e-008 lpeb = 9.9848e-009
+vbm = -3  xj = 5.81e-008   ngate = 0
+ndep = 1.7e+017 nsd = 1e+020  phin = 0
+cdsc = 7.3987e-05 cdscb = -0.058894 cdscd = 0.066319
+cit = -0.00015514 voff = 0.0060067 nfactor = 3.1059
+lnfactor= 0.22042 eta0 = 0.001923 etab = 8.2903e-005
+u0 = 0.12346 ua = 1e-009  ub = 7.5477e-018
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+uc = 1.0139e-009 eu = 1.67  vsat = 602800
+lvsat = -6065.7 a0 = 1   ags = 30.591
+a1 = 0  a2 = 1   b0 = 6.0098e-015
+b1 = 0  keta = -0.42485 lketa = 0.015916      
+dwg = 0  dwb = 0  pclm = 0.00312
+pdiblc1 = 0.16186 pdiblc2 = 0  pdiblcb = 0.01
+drout = 2.7295 pvag = 0.12445 delta = 0.11364
+pscbe1 = 6.9889e+08 pscbe2 = 1e-005 fprout = 0.01
+pdits = 0  pditsd = 0  pditsl = 0
+rsh = 0  rdsw = 265.78 rsw = 100
+rdw = 100  rdswmin = 0  rdwmin = 0
+rswmin = 0   prwg = 0.15168 prwb = 0.10181
+wr = 1  alpha0 = 0  alpha1 = 0
+beta0 = 30  agidl = 3.5057e-010 bgidl  = 4984400
+cgidl = 267.18 egidl = 0.057969 aigbacc = 0.43
+bigbacc = 0.054  cigbacc = 0.075 nigbacc = 1
+aigbinv = 0.35  bigbinv = 0.03 cigbinv = 0.006
+eigbinv = 1.1 nigbinv = 3  aigc = 0.43
+bigc = 0.054 cigc = 0.075  aigsd = 0.43
+bigsd = 0.054 cigsd = 0.075 nigc = 1
+poxedge = 1  pigcd = 1  ntox = 1   
*************************************************************
* CAPACITANCE PARAMETERS 
*************************************************************
+cgso = ‘cgon_pg_svt’ cgdo = ‘cgon_pg_svt’  cgbo = 1.2078e-09
+cgdl = ‘cgln_pg_svt’ cgsl = ‘cgln_pg_svt’ clc = 2.9050e-010
+cle = 1 ckappas = 0.13608 ckappad = 0.13608  
+vfbcv = -1.016 acde = 0.57228  moin = 8.6897        
+noff = 2.7073  voffcv = 0.08287 lvoffcv = 0.001368
*************************************************************
* TEMPERATURE PARAMETERS 
*************************************************************
+kt1 = -0.43841 kt1l = 2.175e-009 kt2 = -0.023067
+ute = -1.5  ua1 = 2.0242e-008 ub1 = -1.4227e-017
+uc1 = -7.6509e-010 prt = 41.946  at = 153850
+lat = 1000
*************************************************************
* NOISE PARAMETERS 
*************************************************************
+fnoimod = 1  tnoimod = 0  em = 4.1e+007
+ef = 1  noia = 6.25e+041 noib = 3.125e+026
+noic = 8.75e+009 ntnoi = 1
*************************************************************
* DIODE PARAMETERS 
*************************************************************
+jss = 0.0001 jsws = 9e-012 jswgs = 0
+njs = 1  ijthsfwd= 0.1 ijthsrev= 0.1
+bvs = 10  xjbvs = 1  pbs = 0.71899
+cjs = 0.00346 mjs = 0.3515  pbsws = 1
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+cjsws = 1e-014 mjsws = 0.5   pbswgs = 0.6134
+cjswgs = 5.073e-10 mjswgs = 0.41349 cjd = 0.00346
+cjswd = 1e-014 cjswgd = 5.0727e-010 tpb = 0.0015686
+tcj = 0.00076331 tpbsw = 0  tcjsw = 0
+tpbswg = 0  tcjswg = 0  xtis = 3      
*************************************************************
* LAYOUT RELATED PARAMETERS 
*************************************************************
+dmcg = 0  dmdg = 0  dmcgt = 0
+xgw = 0  xgl = 0             
*************************************************************
* RF PARAMETERS 
*************************************************************
+rshg = 0.1  gbmin = 1e-012 rbpb = 50
+rbpd = 50  rbps = 50  rbdb = 50
+rbsb = 50  ngcon = 1  xrcrg1 = 12
+xrcrg2 = 1 
*************************************************************
* STRESS PARAMETERS 
*************************************************************
+saref = 1e-006 sbref = 1e-006 wlod = 0
+kvth0 = 0  lkvth0 = 0  wkvth0 = 0
+pkvth0 = 0  llodvth = 0  wlodvth = 0
+stk2 = 0  lodk2 = 1  lodeta0 = 1
+ku0 = 0  lku0 = 0  wku0 = 0
+pku0 = 0  llodku0 = 0   wlodku0 = 0
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Series resistance, 71f, 332
S-factor, 168




theory of generation and 
recombination, 68
Short channel capacitance model, 250
Short channel charge model, 248–250
Short channel effects (SCEs), 3, 183, 313, 
329–330
Silicon
effective mass ratio for, 26t
electron and hole mobilities in, 32f
Poisson’s equation for, 45
surface and bulk impact ionization 
coefficients in, 213t
Silicon dioxide (SiO2), 83
energy band diagram for, 85f
Silicon-on-insulator (SOI), 9, 313, 315, 317
Simulation Program with Integrated 
Circuit Emphasis (SPICE), 4, 
153, 229
Level 1 model, 160
Simulation Program with Integrated 
Circuit Emphasis (SPICE2) 
model, 161, 264
Small signal dynamic model, 225
Smart cut, 317
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Source-drain extensions (SDE), 313
regions, 176, 177f
Source-drain (S/D) pn-junction 
capacitance model
drain-body junction diode, 257–258
source-body pn-junction diode, 
256–257




Square law model, 157
Square root approximation, 162
of bulk-charge model, 161–163
SRAM, See Static random access 
memory (SRAM)
Static random access memory (SRAM), 
285, 291
Statistical compact modeling, 
297–308, 433
BSIM4 compact model 
parameters, 300t
process variability-aware VLSI 
circuit design, 297f
Statistical corner models, 296
Statistical model library, 426




Structural confinement (SC), 331
STT, See Surface tunnel transistor (STT)
Substrate current–induced body effect 
(SCBE), 201
early voltage due to, 204
Substrate current model, 210–221








Surface and bulk impact ionization 
coefficients in silicon, 213t
Surface mobility, 33
Surface potential (fs), 5
based compact MOSFET model, 9–12
Surface potential–based, 7, 9–12
Surface potential equation (SPE), 324
Surface roughness (SR), 290, 331–332
Surface states, 90
Surface tunnel transistor (STT), 346
Systematic process variability, 285, 
430–433
T
Taylor’s series expansion, 326
Technology CAD (TCAD) 
environment, 3
Thermal energy (kT), 25, 36
Thermal G–R process, 40f
Thermal noise, 262–265
advanced thermal noise model, 
264–265
basic model, 264




Threshold voltage (Vth), 5, 111, 132, 150
based compact MOSFET model, 7–9
Threshold voltage-based, 7–9
Threshold voltage model, 175–190, 
358–359
effect of nonuniform channel doping 
on, 176–183
for nonuniform lateral channel 
doping profile, 180–183
for nonuniform vertical channel 
doping profile, 177–180














surface tunnel transistor (STT), 346
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Tunneling









Typical composition of compact models 
of IC technology, 2f
U
UCCM, See Unified charge control 
model (UCCM)
Ultrathin-body (UTB) field-effect-
transistors (FETs) (UTB-FETs), 
313, 335
Unified charge-control model, 395
Unified charge control model 
(UCCM), 12
Unified drain current equation, 204–205
Unified theory, 266
Upper limit (UL) values, 294–295
V
Valence band (VB), 20
Variation of induced charge 
density, 105f
Variation of Qb, Qs, and Qi, 108f
Velocity saturation, 35–36, 175
channel, 271
Vertical cross section of intrinsic 
pn-junction, 51f
Very-large-scale-integrated (VLSI), 3, 54, 
175, 274, 285, 371, 423
bipolar junction transistor (BJT), 371




risk of process variability, 309–310
Virtual node method, 365














Work functions of commonly used gate 
material, 87t
Worst-case fixed corner models, 
294–296
fixed corner models, 295f
lower limit (LL) values, 294–295
upper limit (UL) values, 294–295
Z
Zener breakdown, 72
Zener tunneling, 348
